摘 要
本論文提出一個具正交相位時脈輸出之低電壓操作同步複製延遲電路晶片設計。此
電路將在前3 個週期執行粗調動作，爾後的8 個週期完成細微調整，藉由兩階段的調整
達到時脈同步的功能。細微調整可以進一步降低同步時脈的靜態相位誤差，並且採用環
形動態調整機制，能夠讓時脈在同步後，仍能保有動態追鎖的校正功能。另外，透過兩
階段邊緣偵測器與正交可調延遲電路，重複利用延遲量測電路，提供了一個與同步時脈
訊號相差了90 度相位的正交相位輸出，建立一組I/Q 通道。本電路將可適用於低電壓
時脈同步與資料傳送的應用，如生醫訊號感測系統。因其採全數位低電壓操作進行設計，
並將可適用於單晶片系統設計。
本論文之同步複製延遲電路使用TSMC 90 nm 1P9M CMOS 製程實現晶片，電路
操作電壓為0.5 V，其操作頻率範圍可從220 MHz 到570 MHz，同步時脈間之相位誤
差≦100.5 ps，正交同步時脈間之相位誤差≦144.4 ps。在操作頻率為570 MHz 時，功
率消耗為1.95 mW。而內部時脈輸出訊號之最大峰對峰值時間抖動量為31.78 ps (1.81
%)，方均根抖動量為3.99 ps，正交相位輸出訊號之最大峰對峰值時間抖動量為34.67 ps
(1.97 %)，方均根抖動量為4.48 ps。整體晶片面積為517 × 594 um2，核心電路的面
積為188 × 171 um2。

Abstract
A low supply voltage synchronous mirror delay circuit with quadrature phase
clock output is proposed. The coarse tune operation of this clock synchronous circuit
is accomplished in five cycles, and then the fine tune operation is also accomplished
in following eight cycles. Therefore, the clock signal is synchronized by the two step
operations. The fine tune operation not only can reduce the static clock phase error
but also can dynamic calibrate the synchronized clock by using a ring circuit. The two
step edge detector and the quadrature variable delay line are use in the proposed
SMD to generate a quadrature phase output, which is lagging from the synchronous
internal clock with a 90° phase shift. The quadrature phase output is useful for low
voltage clock synchronous and data transmission application, like biomedical signal
sensor network. The proposed SMD is using the all-digital circuit design and operating
at low supply voltage, thus it is suitable for system-on-chip (SoC) systems application.
The experimental chip was fabricated by TSMC 90 nm 1P9M CMOS process.
The chip is operating at 0.5 V supply voltage. The static phase error between
synchronous clocks is less than 100.5 ps, furthermore the static phase error between
quadrature clocks is less than 144.4 ps. The measurement results show that the
operation range is from 220 MHz to 570 MHz, and the power consumption is 1.95 mW
at 570 MHz. The peak-to-peak jitter and RMS jitter of internal clock are 31.78 ps and
3.99 ps at 570 MHz, respectively. The peak-to-peak jitter and RMS jitter of quadrature
internal clock are 34.67 ps and 4.48 ps at 570 MHz, respectively. The whole chip area
is 517 × 594 um2, and the core area is 188 × 171 um2
.

[1] K.-H. Cheng, K.-W. Hong, C.-H. Chen, and J.-C. Liu, “A High Precision Fast
Locking Arbitrary Duty Cycle Clock Synchronization Circuit,” IEEE Trans. Very
Large Scale Integr. Syst., vol. 19, no. 7, pp. 1218-1228, Jul. 2011.
[2] T. Sakurai, “Low Power Digital Circuit Design,” IEEE European Solid-State
Circuits Conference, pp. 11-18, Sep. 2004.
[3] T. Saeki, Y. Nakaoka, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano,
Y. Hoshino, K. Miyano, S. Isa, S. Nakazawa, E. Kakehashi, J.M. Drynan, M.
Komuro, T. Fukase, H. Iwasaki, M. Takenaka, J. Sekine, M. Igeta, N. Nakanishi, T.
Itani, I. Yoshida, K. Yoshino, S. Hashimoto, T. Yoshii, M. Ichinose, T. Imura, M.
Uziie, S. Kikuchi, K. Koyama, Y. Fukuzo and T. Okuda, “A 2.5-ns Clock Access,
250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay,” IEEE J. Solid-State
Circuits, vol. 31, no. 11, pp. 1656-1668, Nov. 1996.
[4] T. Saeki, H. Nakamura, and J. Shimizu “A 10ps Jitter 2 Clock Cycle Lock Time
CMOS Digital Clock Generator Based on An Interleaved Synchronous Mirror
Delay Scheme,” VLSI Circuits, Dig. Tech. Paper, pp. 109-110, Jun. 1997.
[5] K. Sung, B.-D. Yang, and L.-S. Kim “Low Power Clock Generator Based on
Area-reduced Interleaved Synchronous Mirror Delay,” IEEE Electronics Letters,
vol. 38, no.9, pp. 399-400, Apr. 2002.
[6] T. Saeki, K. Minami, H. Yoshida, and H. Suzuki “A Direct-skew-detect
Synchronous Mirror Delay for Application-specific Integrated Circuits,” IEEE J.
Solid-State Circuits, vol. 34, no 3, pp. 372-379, Mar. 1999.
[7] D. Shim, D.-Y. Lee, S. Jung, C.-H. Kim, and W. Kim “An Analog Synchronous
Mirror Delay for High-speed DRAM Application,” IEEE J. Solid-State Circuits, vol.
34, no 4, pp. 484-493, Apr. 1999.
[8] C.-H. Sun and S.-Iuan L. “A Mixed-Mode Synchronous Mirror Delay Insensitive
To Supply And Load Variations,” Journal Of Analog Integrated Circuits And Signal
Processings, vol. 39, pp. 75-80, Apr. 2004.
參考文獻
66
[9] K. Sung and L.-S. Kim “A High-resolution Synchronous Mirror Delay Using
Successive Approximation Register,” IEEE J. Solid-State Circuits, vol. 39, no 11,
pp. 1997-2004, Nov. 2004.
[10] C.-L. Hung, C.-L. Wu, and K.-H. Cheng, “Arbitrary Duty Cycle Synchronous
Mirror Delay Circuits Design,” IEEE Asian Solid-State Circuit Conference, pp.
283-286, Nov. 2006.
[11] Y. J. Yoon, H. I. Kwon, J. D. Lee, B. G. Park, N. S. Kim, U R Cho, and H. G. Byun,
“Synchronous Mirror Delay for Multiphase Locking,” IEEE J. Solid-State Circuits,
vol. 39, no. 1, Jan. 2004.
[12] K. H. Cheng, C. W. Su, and S. W. Lu, “Wide-range Synchronous Mirror Delay with
Arbitrary Input Duty Cycle,” IEEE Electron. Letters, vol. 44, no.11, pp. 655–667,
May 2008.
[13] M. Y. Kim, D. Shin, H. Chae, and C. Kim, “A Low-jitter Open-loop All-digital Clock
Generator with Two-cycle Lock-time,” IEEE Trans. Very Large Scale Integr. (VLSI)
Syst., vol. 17, no. 10, pp. 1461–1469, Oct. 2009.
[14] J. Yuan and C. Svensson, “High-speed CMOS Circuit Technique,” IEEE J.
Solid-State Circuits, vol. 24, no. 2, pp. 62–70, Feb. 1989.
[15] P. Larsson and C. Svensson, “Impact of Clock Slope on True Single Phase
Clocked (TSPC) CMOS Circuits,” IEEE J. Solid-State Circuits, vol. 29, no. 6, pp.
723–726, Jun. 1994.K.-H. Cheng, K.-W. Hong, C.-H. Chen, and J.-C. Liu, “A High
Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit,” IEEE
Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 7, pp. 1218-1228, Jul.
2011.
[16] Analyzing Electrical Yields, “HSPICE User Guide, Ver. C-2009.03,” 2009.
[17] D. Shim, D.-Y. Lee, S. Jung, C.-H. Kim, and W. Kim “An Analog Synchronous
Mirror Delay for High-speed DRAM Application,” IEEE J. Solid-State Circuits, vol.
34, no 4, pp. 484-493, Apr. 1999.
[18] C.-H. Sun and S.-I. Liu “A Mixed-Mode Synchronous Mirror Delay Insensitive To
Supply And Load Variations,” Journal Of Analog Integrated Circuits And Signal
Processing''s, vol. 39, pp. 75-80, Apr. 2004.
參考文獻
67
[19] K.-H. Cheng, C.-W Su, S.-W. Lu, “Wide-range Synchronous Mirror Delay with
Arbitrary Input Duty Cycle,” IEEE Electron. Letters, vol. 44, no.11, pp. 655–667,
May 2008 .
[20] M. Aya, T. Thierry, D. Yann, Begueret J.-B., “A Very Low Voltage Low power
CMOS Low Noise Amplifier with Forward Body Bias”, IEEE NEWCAS
Conference, pp. 341-344, Oct. 2010
[21] J. Zhou, J. Liu and D. Zhou, “Reduced Setup Time Static D flip-flop”, IEEE
Electronics Letters, vol. 37, no.5, pp. 279–280, Mar. 2001
[22] Centurelli, F., Pozzoni, M., Scotti, G., and Trifiletti, A.“A High-speed Low-voltage
Phase Detector for Clock Recovery from NRZ Data”, in Proc. Circuits and
Systems (ISCAS), 2004 IEEE International Symposium on, May 2011, pp.
297-300
[23] C.-L. Hung, C.-L. Wu, K.-H. Cheng, ”Arbitrary Duty Cycle Synchronous Mirror
Delay Circuits Design,” in Proc. IEEE Asian Solid-State Circuits Conf., Hangzhou,
2006, pp. 283–286.
[24] K.-H. Cheng, C.-W. Su, S.-W. Lu, “Wide-range Synchronous Mirror Delay with
Arbitrary Input Duty Cycle,” IEEE Electron. Letters, vol. 44, no.11, pp. 655–667,
May 2008
[25] M.-Y. Kim, D. Shin, H. Chae, C. Kim, “A Low-jitter Open-loop-all-digital Clock
Generator with Two-cycle Lock-time,” IEEE Trans. Very Large Scale Integr. (VLSI)
Syst., vol. 17, no. 10, pp. 1461–1469, 2009.
[26] Y.-T. Chen, ‘‘An Ultra Low Power All Digital PLL for Wide Power Supply Range,”
NCU M. Thesis, Oct. 2009.
[27] J.-S. Huang, ‘‘A 0.5-V 1.25-GHz Phase-locked Loop,” NCU M. Thesis, Dec. 2008.
[28] C.-C. Hu, ‘‘An 1.25-GHz All Digital Phase-Locked Loop for Low Supply Voltage
Applications,” NCU M. Thesis, Oct. 2010.
[29] K.-W. Hong, ‘‘Design and Implementation of All-digital High Precision Fast
Locking Clock Synchronization Circuits,‘‘ NCU Ph.D. Thesis, Jun. 2011.