切換式穩壓器會產生傳導性的電磁干擾，在國際無線電干擾特別委員會將規範其電
磁干擾量，故本論文提出一個輸入為1.8 V 輸出為1 V 的降壓轉換器、擁有兩種不同展
頻模式之多斜率展頻技術之低電磁干擾降壓轉換器。在此設計中，本設計使用含有多頻
率馳張震盪器，因此可在產生不同的頻率達到降低電磁干擾之功能。提出一個可切換斜
率的展頻控制希望可以讓電磁干擾抑制效果更佳。使用不同斜率的展頻模式會產生不同
的抑制效果，藉著比較不同的展頻模式得到一個良好的展頻效果。
本論文之具多斜率展頻技術之低電磁干擾降壓轉換器使用180 nm 1.8 V CMOS 製
程實現晶片，其操作頻率為1 MHz，並且擁有兩種展頻模式。電路在展頻範圍為1 MHz
時三角波調變展頻機制對於電磁干擾之抑制量為10.96 dB，而使用三斜率展頻之電磁干
擾抑制量為15.98 dB，展頻範圍為1.33 MHz 時三角波調變展頻機制對於電磁干擾之抑
制量為16.35 dB，而使用三斜率展頻之電磁干擾抑制量為24.63 dB，整體晶片面積為1200
× 1190 um2。

A Low EMI DC-DC Buck Converter with Multiple-Slopes Spread-spectrum Clock Technique with 1 voltage output has been presented in this thesis. A multi- frequency relaxation oscillator with switching capacitor has been used in this design and this circuit can be operating at difference frequency. The proposed spread-spectrum clock technique can switch slop and generate multi-frequency. The triple slop mode used in the spread-spectrum mechanism increases the more reduction of electromagnetic interference with comparison to other modulations.
The proposed A Low EMI DC-DC Buck Converter with Multiple-Slopes Spread-spectrum Clock Technique has been fabricated in 180 nm 1.8 V CMOS process. The reduction of electromagnetic interference are 16.35 dB with the spread-spectrum mechanism modulated by triangular mode 24.63 dB with the spread-spectrum mechanism modulated by triple slop mode. The chip area is 1200 × 1190 um2 .

參考文獻
[1] T. Sakurai, “Low power digital circuit design,” IEEE European Solid-State Circuits Conference, pp. 11-18, Sep. 2004.
[2] F. S. L. J. Breems, K. A. A. Makinwa, S. Drago, D. M. W. Leenaerts, and B. Nauta, “A low-voltage mobility-based frequency reference for crystal-less ULP radios,” IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 2002–2009, July. 2009.
[3] M. S. McCorquodale, J. D. O'Day, S. M. Pernia, G. A. Carichner, S. Kubba, R. B. Brown, "A monolithic and self-referenced RF LC clock generator compliant with USB 2.0," IEEE J. Solid-State Circuits, vol. 42, pp. 385-399, Feb 2007.
[4] V. D. Smedt, P. D. Wit, W. Vereecken, and M. S. J. Steyaert, “A 66 uW 86 ppm/°C fully-Integrated 6 MHz wienbridge oscillator with a 172 dB phase noise FOM,” IEEE J. Solid-state Circuits, vol.44, no. 7, pp. 1990-2001, Jul. 2009.
[5] J. Lee and S. Cho, “A 10MHz 80μW 67 ppm/°C CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18μm CMOS,” in Proc. IEEE Symp. on VLSI, 2009, pp. 226–227.
[6] S. L. J. Gierkink and Ed (A. J. M.) v. Tuijl, “A coupled sawtooth oscillator combining low jitter with high control linearity,” IEEE J. Solid-state Circuits, vol.37, no. 6, pp. 702-710, Jun. 2002.
[7] J.-C. Liu, W.-C. Lee, H.-Y. Huang, K.-H. Cheng, C.-J. Huang, Y.-W. Liang, J.-H. Peng, and Y.-H. Chu, “A 0.3-V all digital crystal-less clock generator for energy harvester applications,” in proc. Asian Solid-State Circuits Conference, 2012, pp.117-120.
[8] U. Denier, “Analysis and design of an ultralow-power CMOS relaxation oscillator,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, Aug. 2010.
[9] Y.-C. Shih and B. Otis, “An on-chip tunable frequency generator for crystal-less low-power WBAN radio,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 60, no. 4, Apr. 2013.
[10] Y. Tokunaga, S. Sakiyama, A. Matsumoto, and S. Dosho, "An on-chip CMOS relaxation oscillator with voltage averaging feedback", IEEE J. Solid-State Circuits, vol. 45, no. 6, pp.1150 -1158, 2010.
[11] F. Sebastiano , L. Breems , K. Makinwat , S. Drago , D. Leenaerts and B. Nauta, ”A 65-nm CMOS temperature-compensated mobility-based fre- quency reference for wireless sensor networks,” IEEE J. Solid-State Circuits, vol. 45, no. 7, pp. 1544–1552, July. 2011.
[12] M. S. McCorquodale, S. M. Pernia, J. D. O’Day, G. Carichner, E. Marsman, N. Nguyen, S. Kubba, S. Nguyen, J. Kuhn, and R. B. Brown, “A 0.5-to- 480MHz self-referenced CMOS clock generator with 90ppm total frequency error and spread-spectrum capability,” in IEEE ISSCC Dig. Tech. Papers, pp. 350-351, 2008.
[13] W.-H. Sung, S.-Y. Hsu, J.-Y. Yu, C.-Y. Yu, and C.-Y. Lee, “A frequency accuracy enhanced sub-10uW on-chip clock generator for energy Efficient crystal-less wireless biotelemetry applications,” in Proc. IEEE Symp. on VLSI, 2010, pp. 115–116.
[14] H.-Y. Huang, and F.-C. Tsai, ‘‘Analysis and optimization of ring oscillator using sub-feedback scheme,’’ in Proc. IEEE Int. Symp. Design and Diagnostics of Electronic Circuits and Systems, Apr. 2009, pp. 28-29.
[15] Yong-Jhen Jhu,2011,‘‘A 4-GHz 10-Phase all digital phase-locked loop’’， NCU M. Thesis, Oct. 2011.
[16] P. Dudek, S. Szczepanski, and J. Hatfield, ” A high-resolution CMOS time -to-digital converter utilizing a vernier delay line,” IEEE J. Solid-state Circuits, vol.35, pp. 240-247, Feb. 2000.
[17] A. H. Chan, and G.W. Roberts “A deep sub-micron timing measurement circuit using a single-stage vernier delay line,” IEEE Proc. CICC, pp. 77-80, May 2002.
[18] H.-Y. Huang, W.-C. Hung, H.-W. Cheng, and C.-H. Lu, “All digital time-to-digital converter with high resolution and wide detect range,” Engineering Letters, Aug. 2011.
[19] V. Kratyuk, ‘‘Digital phase-locked loops for multi-GHz clock generation,” OSU Ph. D. Thesis, Dec. 2006.
[20] M. Kashmiri, M. Pertijs, and K. Makinwa, “A thermal-diffusivity-based frequency reference in standard CMOS with an absolute inaccuracy of ±0.1% from -55°C to 125°C,” IEEE J. Solid-state Circuits, vol.45, pp.2510-2520, Dec 2010.
[21] K.-H. Cheng, C.-C. Hu, J.-C. Liu, and H.-Y. Huang, “A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop,” in Proc. IEEE International Symposium on Design & Diagnostics of Electronic Circuits & Systems, Apr. 2010, pp. 285-288
[22] W.-H. Sung, J.-Y. Yu, and C.-Y. Lee, “A robust frequency tracking loop for energy-efficient crystal-less WBAN system,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 58, no. 10, Oct. 2011.
[23] K. Sundaresan, P. E. Allen, and F. Ayazi, “Process and temperature compensation in a 7-MHz CMOS clock oscillator,” IEEE J. Solid-state Circuits, vol.41, no. 2, pp. 433-442, Feb. 2006.
[24] Y. Tokunaga, S. Sakiyama, A. Matsumoto, and S. Dosho, “An on-chip CMOS relaxation oscillator with power,” in IEEE ISSCC Dig. Tech. Papers, pp. 404-405, 2009.
[25] P. F. J. Geraedts, E. v. Tuijl, E. A. M. Klumperink, G. J. M. Wienk, and B. Nauta, “A 90µW 12MHz relaxation oscillator with a -162dB FOM,” in IEEE ISSCC Dig. Tech. Papers, pp. 348-349, 2008.
[26] K. Choe, O. D. Bernal, D. Nuttman2, and M. Je, “A precision relaxation oscillator with a self-clocked offset-cancellation scheme for implantable biomedical SoCs,” in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 402–403.
[27] M. Kashmiri, M. Pertijs, and K. Makinwa “A thermal-diffusivity-based frequency reference in standard CMOS with an absolute inaccuracy of ±0.1% from -55°C to 125°C,” in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 74–75.
[28] Y. Lu, G. Yuan, L. Der, W.-H. Ki, and C. P. Yue, “A ±0.5% precision on-chip frequency reference with programmable switch array for crystal-less applications” IEEE Trans. Circuits Syst. II, Exp. Briefs, to be published.
[29] L. Zhou, M. Annamalai, J. Koh, M. Je, L. Yao, and C.-H. Heng,”A crystal- less temperature-independent reconfigurable transmitter targeted for high-temperature wireless acoustic telemetry applications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 9, Sep. 2013.