本論文提出一個新的高階三角積分調變器的架構，用以達成效能提升與節省硬體的效果。與傳統架構相比，本架構使用一迴授機制，使得調變器的等效階數在不增加積分器個數的條件下，能夠往上提升，因此其訊雜比優於傳統架構。此一架構並不需要太多額外的電路與功耗，因此能有效提升其效能性質 (Figure of Merit, FOM)。
本論文並且展現基於此一架構所設計的一個等效兩階類比/數位三角積分調變器電路。該電路可以使用於音頻應用上，並且以可攜帶性為考量。其操作電壓為1.5V~1.2V，適用於電池供應電源。電路本身以全差動交換式電容電路實現。在訊號頻寬為20KHz，超取樣率為64 的情況下，以TSMC 0.18μm製程作模擬，此電路的訊雜比較傳統一階架構高出約20dB。

A high-order architecture of delta-sigma A/D modulator is proposed in this thesis. The proposed architecture, based on conventional structure and using an extra feedback circuitry, can increase the equivalent order of the modulator. Therefore, the figure of merits (FOM) of the proposed architecture increases effectively without spending too much hardware.
Based on the proposed architecture, an equivalent second-order delta-sigma analog-to-digital modulator is designed and presented in the thesis. The designed circuit is aimed for the portable audio application and is operated on a battery power source ranging from 1.2V to 1.5V. This design is implemented with fully differential switch-capacitor circuitry. With a signal bandwidth of 20kHz, an oversampling ration of 64 times, the peak signal-to-noise ratio of the proposed architecture is 20dB superior than the conventional first-order modulator, by using the TSMC 0.18μm CMOS process for the circuit simulation.

[1] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching Properties of MOS Transistors,” IEEE J. Solid-state Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
[2] S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation, IEEE Press, New York, NY, 1997.
[3] R. Schreier, and G. C. Temes, Understanding Delta-Sigma Data Converters, IEEE Press, John Wiley & Sons, Inc., 2005.
[4] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., 2001.
[5] D. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc., 1997.
[6] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2nd Edition, Oxford University Press, Inc., 2002.
[7] K. Y. Nam, S. M. Lee, D. K. Su and B. A. Wooley, “A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-digital Conversion,” IEEE J. Solid-state Circuits, vol. 40, no. 9, pp. 1855-1864, Sep. 2005.
[8] J. Silva, U. Moon, J. Steensgaard and G. C. Temes, “Wideband low-distortion delta-sigma ADC topology,” Electron. Lett., vol. 37, no. 12, pp. 737-738, Jun. 2001.
[9] G. M. Yin, F. O. Eynde, W. Sansen, “A high-speed CMOS comparator with 8-b resolution,” IEEE J. Solid-state Circuits, vol. 27, no. 2, pp. 208-211, Feb. 1992.
[10] L. Yao, M. S. J. Steyaert, W. Sansen, “A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS,” IEEE J. Solid-state Circuits, vol. 39, no. 11, pp. 1809-1818, Nov. 2004.
[11] A. Rusu, S. Lungu, “Modeling and simulation of low-power and low-voltage delta-sigma modulators,” 8th IEEE Internat. Conference Electronics Circuits and Systems, vol. 1, no. 2-5, pp. 297-300, Sept. 2001.
[12] M. Safi-Harb and G. W. Roberts, “Low Power Delta-Sigma Modulator for ADSL Application in a Low-Voltage CMOS Technology,” IEEE Trans. Circuits and Syst. I, vol. 52, no. 10, pp. 2075-2088, Oct. 2005.
[13] W. Wolf, Modern VLSI Design: System-on-Chip Design, Prentice Hall PTR, Inc. 2002.
[14] D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim and C. A. Laber, “A Family of Differential NMOS Analog Circuits for a PCM Codec Filter Chip,” IEEE J. Solid-state Circuits, vol. SC-17, no. 6, pp. 1014-1023, Dec. 1982.
[15] W. Schweber, Electronic Communication Systems, Prentice-Hill, Inc., 4th ed., 2002.
[16] H. Inose, Y. Yasuda and J. Murakami, “A Telemetering System by Code Modulation--△-Σ Modulation,” IRE trans. On Space Electronics and Telemetry, vol. SET-8, pp. 204-209, Sep. 1962.
[17] Y. L. Guillou, “Analyzing sigma-delta ADCs in deep-submicron CMOS technologies,” RF Design Magazine, pp.18-26, Feb. 2005.
[18] Y. Geerts, A. M. Marques, M. S. J. Steyaert, and W. Sansen, “A 3.3-V, 15-bit, Delta-Sigma ADC with a Signal Bandwidth of 1.1MHz for ADSL Applications,” IEEE J. Solid-state Circuits, vol. 34, no. 7, pp. 927-936, Jul. 1999.
[19] 台灣立凱電能科技股份有限公司。取自http://www.aleees.com/big5/technology/technology_ab_2.htm
[20] 李文雄：Ｅ世代的能源──鋰電池。2003年2月19日。取自http://www.nsc.gov.tw/_NewFiles/popular_science.asp?add_year=2003&popsc_aid=182
[21] B. Y. Kamath, R. G. Meyer and P. R. Gray, “Relationship Between Frequency Response and Settling Time of Operational Amplifers,” IEEE J. Solid-state Circuits, vol. sc-9, no. 6, pp. 347-352, Dec. 1974.
[22] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato and A. Baschirotto, “Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators,” IEEE Trans. Circuits Syst. I, vol. 50, no. 3, pp. 352-364, Mar. 2003.
[23] D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri and, C. Dallavalle, “Low-Voltage Double-Sampled △Σ Converters,” IEEE J. Solid-state Circuits, vol. 32, no. 12, pp. 1907-1919, Dec. 1997.
[24] A. Marques, V. Peluso, M. Steyaert, and W. Sansen, “Optimal parameter for Delta-Sigma modulator topologies,” IEEE Trans. Circuits Syst. II, vol. 45, pp. 1232-1241, Sept. 1998.
[25] Y. Fujimoto, P. L. R?, and M Miyamoto, “A Delta-Sigma Modulator for a 1-Bit Digital Switching Amplifier,” IEEE J. Solid-state Circuits, vol. 40, no. 9, pp. 1865-1871, Sept. 2005.
[26] F. Medeiro, B. P?rez-Verd?, J. M. de la Rosa, and A. Rodr?guez-V?zquez, “Fourth-Order Cascade SC △Σ Modulators: A Comparative Study,” IEEE Trans. Circuits Syst. I, vol. 45, no. 10, pp. 1041-1051, Oct. 1998.
[27] C. Su and K. Chao, “A fourth-order cascaded sigma-delta modulator with DAC error cancellation technique,” IEEE Proc. 45th Midwest Symposium on Circuits and Systems, vol. 2, pp. 5-8, Aug. 2002.