| 研究生: |
謝志宏 Chih-hung Hsieh |
|---|---|
| 論文名稱: |
基於IEEE P1901規格之PLC系統 基頻內接收機頻域等化器設計與實現 Design and Implementation of Frequency Equalizer for Digital Baseband Inner Receiver for PLC System Based on IEEE P1901 Specification |
| 指導教授: |
薛木添
Muh-tian Shiue |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2015 |
| 畢業學年度: | 103 |
| 語文別: | 中文 |
| 論文頁數: | 89 |
| 中文關鍵詞: | 電力線通訊 |
| 外文關鍵詞: | PLC |
| 相關次數: | 點閱:18 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
電力線通訊 (Power Line Communication),主要透過電力線,將數據或資訊以數位訊號處理方法進行傳輸,使用既有低頻(50/60Hz)的電力線路傳送寬頻的網路訊息,不需額外佈線及連接方便等優點,使其具”最後一哩”的優勢。但是電力線傳輸環境的不可預測干擾源以及大範圍線路阻抗變化,造成嚴重的雜訊干擾以及通道衰減。因此研究的重點在於如何解決電力線傳輸通道衰減以及抵抗雜訊干擾以提升傳輸效率。
本論文以IEEE P1901規格來設計一基頻接收機。此接收機包含了時域頻域轉換、同步與等化的功能。同步功能包含OFDM符碼邊界偏移估測和取樣時脈偏移估測與補償。等化部分包含通道效應估測與頻域等化器。IEEE P1901標準所制定的前導符元為512點,而傳送的data封包為4096點,為了得到相對應各子載波的通道效應,以前導符元作通道估測再做頻域內插,另外利用前導符元之間的相位差,得到SCO的初始值以加速SCO收斂。因為使用前導符元做通道估測和SCO Tracking,在收斂速度及補償上已有相當速度與準度,所以在頻域等化器方面採用極座標系LMS演算法,並針對可調整增益的數位座標軸旋轉計算器 (MGC-CORDIC),提出改良的通道估測與等化流程,減少硬體面積,在模擬方面,使用C code模擬傳輸過程及傳輸中的不理想效應,並與FPGA、Gate-level結果進行驗證。
Power Line Communication (PLC) is mainly about the transmission of information or data based on digital signal processing method. By using existing power distribution network as the transmission network, this method has the advantage of the “last mile” due to convenient connection and no need for extra wiring. However, unpredictable interference and a wide range of changing impedance, will result in severe noise interference and channel fading. Therefore, the researches in all fields have been focusing on how to solve the attenuation along the power line transmission channel and to improve transmission efficiency against noise interference.
In this dissertation a digital baseband receiver has been designed with respect to IEEE P1901 standard. The digital baseband receiver includes a time domain and frequency domain conversion, synchronization and equalization functions. The synchronization functions include symbol boundary detector and the sampling clock offset estimation and compensation. The equalization functions include channel estimation and frequency domain equalizer.
In IEEE P1901 standard the preamble is set to be 512 points and the transmitted data packet is set to be 4096 points. In order to obtain the channel effect corresponding to each subcarrier, preamble is used in channel estimation then interpolated. Because using preamble to realize channel estimation and SCO tracking, the gain will get better accuracy and speed in compensation and convergence. Therefore the proposed method improved the channel estimation and the equalization process to MGC-CORDIC, and adopted the Polar Coordinate LMS algorithm for the frequency domain equalizer. In addition, the proposed utilized the resource sharing mechanism to reduce the hardware area. And the C code has been used to simulate the transmission process and the undesirable effects during transmission. Finally, the proposed is designed and verified in TSMC 90nm CMOS process.
[1] 蒲冠志, 電力線通訊(PLC)系統工程系列專刊 (三) ,2007
http://www.communications.org.tw/communications/upfiles/%E9%9B%BB%E5%8A%9B%E7%B7%9A%E9%80%9A%E8%A8%8A(PLC)%E7%B3%BB%E7%B5%B1%E5%B7%A5%E7%A8%8B%E7%B3%BB%E5%88%97%E5%B0%88%E5%88%8A(%E4%B8%89)%EF%BC%9A%E9%9B%BB%E5%8A%9B%E7%B7%9A%E9%80%9A%E8%A8%8A%E7%B3%BB%E7%B5%B1.pdf
[2] Andrea M. Tonello,Power Line Communications:Advances in Channel Modeling and Filter Bank Modulation,2010
http://www.strath.ac.uk/media/departments/eee/cesip/Prof_Tonello_-_Power_Line_Com munications.pdf
[3] D. Matiæ, “OFDM as a possible modulation technique for multimedia applications in the range of mm waves,” TUD-TVS, Oct. 1998
[4] A.Peled and A. Ruiz, “Frequency domain data transmission using reduced computational complexity algorithms,” in Proc. IEEE International Conference on ICASSP, vol. 5, April, 1980, pp. 964-967.
[5] IEEE Standard for Broadband over Power Line Networks: Medium Access Control and Physical Layer Specifications,IEEE,2010
[6] Alan V. Oppenheim, Ronald W.schafer, Discrete Time Signal Processing, 3/E., Prentice Hall, New Jersey, 2009
[7] M.Peeters and Alcatel, “Synchronization with DMT Modulation”, IEEE Communications Magazine, vol. 37, April 1999.
[8] M. Speth, S. A. Fechtel, G. Fock, and H. Meyr, “Optimum Receiver Design for Wireless
Broad-Band Systems Using OFDM - Part I,” IEEE Transactions on Communications,
vol. 47, no. 11, November 1999.
[9] Floyd M. Gardner, “Interpolation in Digital Modems – Part II : Implementation and Performance”, IEEE Transactions on communications VOL. 41, NO. 6, June 1993.
[10] S. Haykin, Adaptive Filter Theory, fourth ed., Prentice Hall, New Jersey, 2002
[11] M. T. Shiue and S. S. Long, “A Blind Frequency-Domain Equalization Algorithm for OFDM/DMT Systems Based on AGC and Carrier Recovery”, ITC-CSCC, July 2005.
[12] C. F. Wu, M. T. Shiue and C. K. Wang, “Joint Carrier Synchronization and Equalization for Packet-Based OFDM Systems in Multipath Fading Channel”, IEEE Transactions on Vehicular Technology. vol. 59, no. 1, pp. 248-260, Jan 2010.
[13] R. E. Best, Phase-Locked Loops, third ed., McGraw-Hill, 1997
[14] S. Moridi and H. Sari, “Analysis of Four Decision-Feedback Carrier Recovery Loops in the Presence of Intersymbol Interference”, IEEE Transactions of Wireless
[15] M. Hsieh, C.Wei, “Channel estimation for OFDM systems based on comb-type pilot arrangement in frequency selective fading channels,” IEEE Transactions on ConsumerElectron., vol. 44, no. 1, Feb. 1998
[16] Pei-Yun Tsai, Tzi-Dar Chiueh, “Frequency-Domain Interpolation-Based Channel Estimation in Pilot-Aided OFDM Systems”, IEEE Vehicular Technology Conference, May 2004
[17] K. Itoh. Analysis of the phase unwrapping problem. Applied Optics, 21(14), 1982.
[18] 陳右昀,“應用於PLC系統之AGC-CR通道等化技術”,中央大學 ,電機工程學系碩士論文 ,2008.
[19] 陳彥,“基於IEEE P1901規格之PLC系統基頻內接收機設計”,中央大學 ,電機工程學系碩士論文 ,2013.
[20] Hall E.L., Lynch D.D., Dwyer S.J., “Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications” in T-C. 1970., Feb. 1970.
[21] Byeong-Gyu Nam, “A low-power vector processor using logarithmic arithmetic for handheld 3d graphics systems” in ESSCIRC.2007., Munich, European, Sept. 2007.
[22] Neil H.E. Weste, Kamran Eshraghian, “Principles of CMOS VLSI Design: A Systems Prespective,”Addison Wesley,1994.
[23] H.-J. Kim and B.-G. Nam, “A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System” In IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 11, NOVEMBER 2006
[24] M. Zimmermann, K. Dostert, “A Multipath Model for the Powerline Channel”, IEEE Transactions on Communications, vol. 50, no. 4, Apr. 2002