| 研究生: |
楊子右 Yang-Zi-You |
|---|---|
| 論文名稱: |
1/8球面網格的構建及半導體元件的模擬 Construction of 1/8 Spherical Grid and Simulation of Semiconductor Devices |
| 指導教授: |
蔡曜聰
Yao-Tsung Tsai |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 電機工程學系 Department of Electrical Engineering |
| 論文出版年: | 2022 |
| 畢業學年度: | 110 |
| 語文別: | 中文 |
| 論文頁數: | 54 |
| 中文關鍵詞: | 元件模擬 、1/8球面網格 |
| 外文關鍵詞: | Simulation of Semiconductor Devices, 1/8 Spherical Grid |
| 相關次數: | 點閱:6 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本論文在C語言上開發出了一套三維半導體元件模擬架構,我們使用了帕松方程式(Poisson’s equation)、電子連續方程式(electron continuity equation)、電洞連續方程式(hole continuity equation)去描述三維空間中載子與電場的相互作用,並以這三個方程式為主軸去建立等效電路模型,最後再結合牛頓拉弗法(Newton Raphson method)以數值解的方式去求出方程式中的未知數,進而實現本論文中的模擬架構。我們會運用此模擬架構對不同結構的元件進行模擬量測,將理論值與手算估計值進行比較來佐證此模擬架構的準確度,為了確定此模擬架構在較複雜的3D結構中也能正確運作,本文選用了八分之一球、球殼進行模擬量測,我們會對八分之一球、球殼網格的建立步驟進行詳細的介紹,當中包括了如何避免網格封閉高斯面破裂,以及面臨量測節電不足時我們如何透過分割四面體去增加量測點使量測出的V-X圖能夠更為精準。
In this thesis, we develop a set of three-dimensional semiconductor device simulation program structure based on C language. We use Poisson’s equation, electron continuity equation and hole continuity equation to describe the interaction between the carrier and the electric field in the three dimensional space. Based on these equations we can establish three equivalent circuit model respect to the three equations. And then we use Newton Raphson method to solve the unknows in the equations. Finally, combining these concept we can realize our three dimensional simulation program structure. We will use this simulation program structure to simulate different semiconductor components, and compare and discuss the theoretical and simulated characteristic curves to prove the accuracy of the device simulation program structure. In order to confirm that this device simulation program structure can work correctly in more complex 3D structures, this paper selects one-eighth sphere and spherical shell for simulation measurement. We will describe the detailed step of how to construct the model of one-eighth sphere and spherical shell, including how to avoid the grid closed Gaussian surface rupture, and how we can divide the tetrahedron to increase the measurement points to make the measured V-X diagram more accurate when faced with insufficient measurement nodes.
[1] James M. Fiore, Semiconductor Devices:Theory and Application. James M. Fiore via dissidents, April 2021.
[2] Brian W, Kernighan,Dennis M. Ritchie.C Programming Language (ANSI C) - 2nd edition.Prentice Hall,Inc,1988.
[3] Y. M. Li, “Research on Development of Computer Simulation Methods for Semiconductor Devices and Nanostructures,” D. S. Thesis, Institute of Electronics, National Chiao Tung University, Taiwan, Republic of China, 2000.
[4] R. A. Jabr, M. Hamad and Y. M. Mohanna, “Newton-Raphson Solution of Poisson’s Equation in a PN Diode”, International Journal of Electrical Engineering Education, 44.1, pp.23 - 33, Jan. 2007.
[5] W. G. Feng,” Newton-Raphson method of elastic viscoelastic finite element analysis”, M.S. Thesis,Institute of ME, National Chiao Tung University,
Taiwan,Republic of China,1984.
[6] A. R. Klivans, R. O' Donnell and R. A. Servedio, “Learning Geometric Concepts via Gaussian Surface Area” 2008 49th Annual IEEE Symposium on Foundations of Computer Science, pp.541 - 550, Philadelphia, USA, Oct. 2008.
[7] K. C. Chien, “Finding Internal Vector from the Barycenter of Vector in Tetrahedron for 3-D Semiconductor Device Simulation”, Nation Central University, M. S. Thesis, Jun. 2017.
[8] K. C. Chien, “Finding Internal Vector from the Barycenter of Vector in Tetrahedron for 3-D Semiconductor Device Simulation”, Nation Central University, M. S. Thesis, Jun. 2017.
[9] Y. T. Liao, ” 3D Bridged Cube Element and Matrix Coefficient Verification and
Its Applications to Semiconductor Device Simulation”, M. S. Thesis, Institute of EE, Nation Central University, Taiwan, Republic of China, 2021.
[10] James Stewart, Daniel K. Clegg, Saleem Watson. Calculus: Early Transcendentals / Edition 9, Cengage Learning ,2020.
[11] J. H. Seo, Y. J. Yoon, S. Lee, J. H. Lee, S. Cho, and I. M. Kang, “Design and Analysis of Si-Based Arch-Shaped Gate-All-Around (GAA) Tunneling Field-Effect Transistor (TFET),” Current Applied Physics, vol. 15, pp.208-212, 2015.
[12] L. T, Wang, “Development of point-added cube element and its application to Semiconductor Device Simulation”, M. S. Thesis, Institute of EE, Nation Central University, Taiwan, Republic of China, 2018.
[13] Y. P. Chen ” 3D grounded cube element and matrix coefficient verification and its applications to semiconductor device simulation”, M. S. Thesis, Institute of EE, Nation Central University, Taiwan, Republic of China, 2021.