| 研究生: |
徐溥謙 Pu-Chien Hsu |
|---|---|
| 論文名稱: |
基於RFSoC平台的LEO衛星通 訊時變通道模擬器的設計與實現 Design and Implementation of Time-Varying Channel Emulator for LEO Satellite Communications with RFSoC Platform |
| 指導教授: |
陳逸民
Yih-Ming Chen |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 通訊工程學系 Department of Communication Engineering |
| 論文出版年: | 2023 |
| 畢業學年度: | 111 |
| 語文別: | 中文 |
| 論文頁數: | 103 |
| 中文關鍵詞: | 軟體定義無線電 |
| 外文關鍵詞: | Time-Varing Channel |
| 相關次數: | 點閱:8 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
近年來,隨著衛星小型化及有效載荷系統不斷進步,以及低軌火箭運載成本的降低,使得衛星通訊除了軍事用途外,也開始快速朝向商業化發展。衛星
通訊擁有極高的覆蓋性、高資料傳輸率,以及傳輸較不易受天然災害影響,這些優勢讓低軌道衛星擁有了很好的商業價值。為了確保在未來地面接收站能接收衛星發射回來的訊號,我們做了一個低軌道衛星的通道模擬器,在衛星還沒上太空前先模擬太空中會產生的訊號延遲、頻率偏移及大氣環境的訊號衰減,未來地面站才能更加穩定收到我們的衛星訊號。
本論文在ZCU111之FPGA硬體架構設計與實現低軌道衛星的通道模擬,在FPGA上產生單載波訊號經過DAC/ADC收回來後,依照低軌道衛星的規格做時變延遲、相位變化以及訊號增益達到模擬衛星之訊號。本篇論文之硬體架構包含BlockRAM模組、Farrow Interpolator模組、相位旋轉模組、訊號增益模組以及RF Data Converter來實現低軌道衛星經過通道後的收發。
In recent years, with the continuous improvement of satellite miniaturization and payload system, as well as the reduction of the cost of low-orbit rockets, satellite communications have begun to rapidly develop towards commercialization in addition to military applications. Satellites have extremely high coverage, high data transmission rates, and transmissions are less susceptible to natural disasters. These advantages make low-orbit satellites have good commercial value. In order to ensure that the ground receiving station can receive the signal transmitted by the satellite in the future, we have made a low-orbit satellite channel simulator. Before the satellite goes into space, simulate the signal delay, frequency offset and signal attenuation of the atmospheric environment in space, so that the ground station can receive our satellite signal more stably in the future.
This thesis designs and realizes the channel simulation of low-orbit satellites on the FPGA hardware architecture of ZCU111. After the single-carrier signal is generated on the FPGA and retrieved by DAC/ADC, time-varying delay, phase change and signal gain are performed according to the specifications of low-orbit satellites. Reaching the signal of analog satellite. The hardware architecture of this paper includes BlockRAM module, Farrow Interpolator module, phase rotation module, signal gain module and RF Data Converter to realize the effect produced by low-orbit satellites.
[1] O. Kodheli, et. al., Satellite Communications in the New Space Era: A Survey and Future Challenges, IEEE Communications Surveys & Tutorial, 2002.
[2] S. Kisseleff, et. al., User Terminal Wideband Modem for Very High Throughput Satellites, The 37th International Communication Satellite System Conference, Okinawa, Japan, Oct. 2019
[3] Y. Su, et. al., Broadband LEO Satellite Communications Architectures and Key Technologies, IEEE Wireless Communications, Vol. 26, No. 2, 2019.
[4] Xingqin Lin, et.al., 5G from Space: An Overview of 3GPP Non-Terrestrial Networks, 2021.
[5] E. Martini, et. al., Impact of Tropospheric Scintillation in Ku/K Bands on the Communications Between Two LEO Satellites in a Radio Occultation Geometry, IEEE Transactions on Geoscience and Remote Sensing, vol. 44, No. 8, Aug. 2006
[6] R. Wang, et. al., “Ultra-Dense LEO Satellite-Based Communication Systems: A Novel Modeling Technique,” IEEE Communications Magazine, Volume 60, Issue 4, 2022.
[7] J. Khalife, et. al., “Receiver Design for Doppler Positioning with LEO Satellites,” IEEE ICASSP, 2019.
[8] I. Ali, et. al., Doppler Characterization for LEO Satellites, IEEE Transactions on Communications, Vol. 46, No. 3, March 1998.
[9] Y.-M. Chen, “On the design of farrow interpolator for ofdm receivers with asynchronous if sampling,” in Communications and Networking in China, 2009. ChinaCOM 2009. Fourth International Conference on, pp. 1–5, IEEE, 2009.
[10] 羅豫碁, DVB-S2 接收器之FPGA實現,國立中央大學通訊工程所碩士論文
[11] 林禹捷, 以RFSoC平台實現多模式毫米波寬頻OFDM收發機與其應用,國立中央大學通訊工程所碩士論文
[12] Xilinx(2018, Decdmber 5). Zynq UltraAcale+ RFSoC RF Data Converter Evaluation Tool(ZCU111) User Guide. Retrieved from
https://www.xilinx.com/support/documentation/boards_and_kits/zcu111/ug1271-zcu111-eval-bd.pdf
[13] Xilinx(2018, April 17). Zynq UltraScale+ RFSoC RF Data Converter 2.0 LogiCORE IP Product Guide. Retrieved from
https://www.xilinx.com/support/documentation/ip_documentation/usp_rf_data_converter/v2_0/pg269-rf-data-converter.pdf
[14] Arm Developer. AMBA 4 AXI4-Stream Protocol Specification. Retrieved from
https://developer.arm.com/documentation/ihi0051/a?lang=en
[15] Xilinx. PYNQ:PYTHON PRODUCTIVITY. Rertieved from
http://www.pynq.io/
[16] 黃冠球, 以RFSoC平台實現毫米波寬頻OFDM傳收器, 國立中央大學通訊工程所碩士論文