| 研究生: |
郭家宏 Chia-hung Kuo |
|---|---|
| 論文名稱: |
DVB-T系統中不同碼率腓特比解碼器之設計與實現 Design and Implementation of Viterbi Decoder for Multi-Rate Convolutional Code in DVB-T System |
| 指導教授: |
陳逸民
Yih-Ming Chen |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 通訊工程學系 Department of Communication Engineering |
| 畢業學年度: | 98 |
| 語文別: | 中文 |
| 論文頁數: | 100 |
| 中文關鍵詞: | 迴旋碼 、歐規數位電視地面廣播 、位元交錯編碼調變 、最大相似解碼 、編碼正交分頻多工 |
| 外文關鍵詞: | COFDM, DVB-T, BICM, Maximum Likelihood Decoding, Convolution Code |
| 相關次數: | 點閱:8 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
迴旋碼的解碼法則中,以最大概似解碼法則:腓特比演算法為較有效率的近似解碼演算法,因此廣泛地運用在許多編碼正交分頻多工系統及無線通訊系統上。雖然在802.11a的系統,仍是運用硬判決計算漢明距離的方式來實現腓特比解碼器,然而對傳輸資料的錯誤保護能力卻有限。本文主要是針對歐規數位電視地面廣播系統中多碼率的腓特比解碼器做設計與實現,其中包含QAM符碼的軟式判決、軟式判決的量化位階、通道狀態資訊、追溯深度與位元交錯編碼調變之反覆式解碼。
The most efficiently decoder in convolution decode is Viterbi algorithm which is using maximum likelihood criterion, it apply in many COFDM and wireless communication system widely. Viterbi decode implementation is still using hard decision to calculate Hamming distance in 802.11a system; however its ability that error protection on transmitted data is limited. In this thesis, we discuss the design/implementation issues of Viterbi decoder for multi-rate convolutional code in DVB-T system. The issues include: soft-decision of QAM symbol, quantization levels of soft-decision, channel-state-information, traceback depth and iterative decoding for BICM in DVB-T system.
[1]ESTI, “Digital Video Broadcasting(DVB); Framing Structure, Channel Coding and Modulation for Digital Terrestrial Television”, European Telecommunication Standard EN300744 v1.4.1, 2001
[2]Simplified Soft-Output Demapper for Binary Interleaved COFDM with Application to HIPERLAN/2, Filippo Tosato1, Paola Bisaglia, HPL-2001-246 October 10th , 2001
[3]C. B. Shung, P. H. Siegel, G. Ungerboeck, and H. K. Thapar, “VLSI architectures for metric normalization in the Viterbi algorithm,”IEEE ICC, Vol. 4, pp.1723-1728, Apr.1990.
[4]Jae-Sun Han; Tae-Jin Kim; Chanho Lee, “High performance Viterbi decoder using modified register exchange methods”, Circuits and Systems, 2004. ISCAS ’04. Proceedings of the 2004 International Symposium on Volume 3, 23-26 May 2004 Page(s):III – 553-6 Vol.3.
[5]Biver, M.; Kaeslin, H.; Tommasini, C.,”In-place updating of path metrics in Viterbi decoders”, IEEE Journal on Solid-State Circuits, Vol 24, Issue 4, Aug. 1989 Page(s): 1158~1160.
[6]Ivan M. Onyszchuk, “Truncational Length for Viterbi Decoding.” IEEE Trans. On Communication, Vol.COM-39, pp.1023~1026, July 1991.
[7]D. A. F. Ei-Dib and M. I. Elmasry, “Low-power register-exchange Viterbi decoder for high-speed wireless communications” IEEE ISCAS, Vol. 5, pp. V737~740, May. 2002.
[8]T. K. Truong, M. –T. Shih, I. S. Reed, and E. H. Satorius, “ A VLSI design for a trace-back Viterbi decoder,” IEEE Trans. on Communications, Vol. 40, No.3, pp.616~624, Mar. 1992.
[9]Feygin, G.; Gulak, P, “Architectural tradeoffs for survivor sequence memory management in Viterbi decoder”, Communications, IEEE Trans. on Communications , Vol 41, Issue 3, March 1993 Page(s):425~429.