| 研究生: |
黃智偉 Chih-Wei Huang |
|---|---|
| 論文名稱: |
CMOS射頻無線通訊發射端電路設計 CMOS wirless communication RF circuit design |
| 指導教授: |
詹益仁
Yi-Jen Chan |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 電機工程學系 Department of Electrical Engineering |
| 畢業學年度: | 90 |
| 語文別: | 中文 |
| 論文頁數: | 103 |
| 中文關鍵詞: | 頻率合成器 、混頻器 、功率放大器 、高頻電路設計 |
| 外文關鍵詞: | synthesizer, mixer, power amplifier, RF circuit design |
| 相關次數: | 點閱:8 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
摘要
近年來CMOS在製程技術上不斷的進步,使的它在高頻電路應用上也有不錯的表現。CMOS憑藉它在低成本、高整合度與高成熟度的特質,已逐漸主導了5GHz以下的通訊市場。本論文主要以CMOS射頻無線通訊發射端電路設計為主要的研究方向。在第二章中我們首先介紹功率放大器的設計原理與方法,並且設計了一個兩級的功率放大器。在第三章中主要針對射頻前端升頻混頻器來做介紹,由於升頻混頻器的線性度非常重要,所以我們設計了三種不同架構的雙平衡式升頻混器,並且設計了一個環型平衡器來量測所設計的雙平衡式混頻器,最後並比較這三種混頻器的P1dB和IP3等線性特性來比較其線性度。由於混頻器的本地振盪源信號是由頻率合成器提供,頻率合成器輸出信號的優劣,影響到混頻器輸出的信號品質。第四章中我們探討了鎖相迴路的原理,與設計方法。並且對鎖相迴路的雜訊與迴路濾波器的特性做了很多探討。最後我們設計了2.4 GHz與5.2 GHz兩種ISM頻帶的頻率合成器。由於5.2 GHz對一般除頻電路來說頻率太高,所以在設計上我們先用一個高速除頻電路將頻率降一半下來,再由前置除頻器除頻。並在5.2 GHz頻率合成器中設計了一個四相位輸出的壓控振盪器,方便混頻器作IQ頻道的調變解調,讓頻率合成器與系統的整合更加容易。
Abstract
In these years, CMOS technology has better performance in radio frequency (RF) circuit design by improving the process. The thesis bases on the RF circuit design. In the chapter 2, we introduce the principles and methods of the power amplifier circuit design, and we design a two-stage power amplifier. In the chapter 3, we introduce the RF up-conversion mixer. The linearity of the up-conversion mixer is very important, so we design three kinds of up-conversion mixer to compare their performance. In the chapter 4, we introduce the principles and circuit design of the frequency synthesizer. We also discuss the phase lock loop noise and the loop filter. At last, we design a 2.4GHz and a 5.2GHz frequency synthesizer. Since the 5.2GHz frequency is very fast, we design a high-speed divide-two circuit to half the frequency before the prescaler. In order to easy the system combination, we design a quadrature phase VCO to modulate or demodulate the IQ channel conveniently.
參考文獻
[1] R.F. Pierret, “Semiconductor Device Fundamentals”, Addison Wesley, 1996.
[2] Guillermo Gonzolez, “Microwave transistor amplifiers analysis and design”, Prentice-Hall, 1984.
[3] Gunhee Han and Edgar Sanchez-Sinencio, “CMOS Transconductance Multipliers: A Tutorial”, IEEE Trans. Circuits and Systems, Part II, vol. 45, pp.1550-1562, Dec.1998.
[4] T.H.Lee, The Design of Radio Frequency Integrated Circuits.
[5] B. Gilbert, “A precision four-quadrant multiplier with subnanosecond response”, IEEE J. Solid-State Circuits, vol. SC-3, pp.353-365, Dec. 1968.
[6] J. Chang, “An Integrated 900 MHz Spread-Spectrum Wireless Receiver in 1-um CMOS and a Suspended Inductor Technique”, UCLA Ph.D dissertation.
[7] S. Wu and B. Razavi, “A 900-MHz/1.8GHz CMOS Receiver for Dual-Band Application”, IEEE J. Solid-State Circuits, vol. 33, pp.2178-2185, Dec. 1998.
[8] A. Rofougaran, James Y. C. Chang, M. Rofougaran, and A. A. Abidi, “A 1 GHz CMOS RF Front-end IC for a Direct-conversion Wireless Receiver”, IEEE J. Solid State, vol. 31, pp.880-889, July. 1996.
[9] I. Bahl and P. Bhartial, Microwave Solid State Circuit Design. New York, NY: Wiley, 1998, pp.178-185.
[10] H.Samavati, H.P. Rategh, and T.H. Lee, “A 5-GHz CMOS Wireless LAN Receiver Front End”, IEEE J. Solid-State Circuits, vol. 35, pp.765-772, May. 2000.
[11] B. Razavi, RF Microelectronics, Prentice Hall, Inc. 1998.
[12] A. Kajiwara and M. Nakagawa, “A New PLL Frequency Synthesizer with High Switching Speed”, IEEE Transactions on Vehicular Technology, vol. 41, November 1992, pp.407-413.
[13] G. Gonzalez , “Microwave transistor Amplifier Analysis and Design”, Prentice Hall, 1994, p209.
[14] G.D. Vendelin, A.M. Pavio, U.L. Rohade, “Microwave Circuit Design Using Linear and Nonlinear Techniques”, Wiley Interscience, 1990, Chapter 6.
[15] Behzad Razavi, Kwing F. Lee and Ran-Hong Yan, “A 13.4GHz CMOS Frequency Divider”, ISSCC 1994, pp.176-177.
[16] HongMo Wang, “A 1.8V 3mW 16.8GHz Frequency Divider in 0.25 um CMOS”, ISSCC 2000, pp.196-197.
[17] 張家賢, “一個2V 5GHz CMOS非整數頻率合成器與何差調變器設計”, 中央大學電機所碩士論文, 2001.
[18] M. Soyuer and R.G. Meyer, “Frequency Limitation of a Conventional Phase-Frequency Detector”, IEEE J. Solid-State Circuits, vol. 25, pp.1019-1022, Aug. 1990.
[19] H.Samavati, H.P. Rategh, and T.H. Lee, “A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver”, IEEE J. Solid-State Circuits, Vol. 35, pp.780-787, May 2000.
[20] Christopher Lam and Behzad Razavi, “A 2.6-GHz/5.2GHz Frequency Synthesizer in 0.4-um CMOS Technology”, IEEE J. Solid-State Circuits, vol. 35, May 2000, pp. 788-794.
[21] Behzad Razavi, Kwing F. Lee and Ran-Hong Yan, “Design of High-Speed, Low-Power Frequency Dividers and Phase-Locked Loops in Deep Submicron CMOS”, IEEE J. Solid-State Circuits, vol. 30, No. 2, Feb. 1995