摘要
近年來生醫專用的測量儀器為了日常生活方便使用，需具備微小化可長時間穿戴，高解析度與低功率的類比數位轉換器是必需的。本論文研究應用於生理訊號系統之三角積分類比數位轉換器。因三角積分調變器在類比電路需求較為簡單且寬鬆，相較於其他類型的類比數位轉換器，所以在功率消耗與晶片面積上也可大幅的減少。在此設計一個二階三角積分調變器採用交換式電容電路來實現。

此三角積分調變器使用台積電0.18 um 1P6M CMOS電路技術來實現，在訊號頻寬10 KHz、超取樣率為128倍的情形下，二階輸出SNDR可以達到82.79 dB，具有13.4位元的解析度。在1.8V電壓供給下平均功率消耗為109 µW，有效達到低功率的要求，未來結合後端數位降頻濾波器的實現，將類比與數位電路共同整合，將得以實現混合訊號處理三角積分類比數位轉換器晶片。
關鍵字: 三角積分調變器、切換式電容電路、類比數位轉換器

Abstract
In recent years, biomedical measurement instruments have been used commonly in daily life. In order to achieve micro-size and longtime wearing, high resolution and low power consumption are the necessary factors of analog to digital converter (ADC). The sigma-delta modulator (SDM) ADC for biomedical signals was implemented in this paper. Compared to other types of ADC, the specification of SDM is simple and high tolerance. The SDM ADC also significantly reduces the chip area and power consumption, thus we designed a second-order sigma-delta modulator using switched-capacitor circuits
This circuit was implemented in TSMC 0.18µm 1P6M CMOS process. With the signal bandwidth of 10 KHz and over-sampling ratio of 128, the signal to noise and distortion ratio (SNDR) can achieve 82.79 dB, 13.4 bits resolution, and power consumption is about 109 µW for 1.8 V power supply. The design will combine with the digital decimation filter to achieve mixed signal chip for sigma-delta analog to digital converter used in biomedical signal systems in the future.
Keywords: sigma-delta modulator, switched-capacitor circuits, analog to digital converter (ADC)

參考文獻
[1] J. G. Webster， “Medical Instrumentation Application and Design，” Canada: John Wiley& Sons.， 1998
[2] C. M. Hsu， T. C. Yo and C. H. Luo， “An Ultra-Low Power Variable-Resolution Sigma-Delta Modulator for Signals Acquisition of Biomedical Instrument，” IEICE Transactions on Electronics， vol. E90-C， no. 9， pp. 1823-1829， Sep. 2007
[3] D. A. Johns， K. Martin， Analog Integrated Circuit Design， Wiley， 1997.
[4] K. C. H. Chao， S. Nadeem， W. L. Lee， and C. G. Sodini， “A higher order topology for interpolative modulators for oversampling A/D converters” IEEE Transactions on Circuits and Systems， vol. 37， pp. 309-318， March 1990.
[5] Y. Matsuya， A. Iwata and M. Ishikawa， “A 16-bit Oversampling A-to-D Conversion Technology using Triple-Integration Noise Shaping，” IEEE Journal of Solid-State Circuits， vol. 22， no. 6， pp. 921-929， Dec. 1987
[6] S. R. Norsworthy， R. Schreier， and G. C. Temes， Delta-Sigma Data Converters: Theory， Design and Simulation， IEEE Press， 1997.
[7] R. del Rio ，F. Medeiro， B. Perez-Verdu， J.M. de la Rosa and A. Rodriguez-Vazquez “CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom Error Analysis and Practical Design”
[8] R. J. Baker， “CMOS-Circuit Design， Layout and Simulation，” Canada: John Wiley & Sons. ， Second Edition， 2008
[9] R. Schreier， and G. C. Temes， Understanding Delta-Sigma Data Converters， IEEE Press， Wiley & Sons， 2005.

[10] P. E. Allen and D. R. Holberg， “CMOS Analog Circuit Design，” Oxford University Press， Jan. 2002
[11] B. Razavi， Design of Analog CMOS Integrated Circuits， McGRAW-HILL， New York， 2001.
[12] J. Goes， Member， IEEE， N. Paulino， H. Pinto， R. Monteiro， Bruno Vaz，Member， IEEE， and A. S. Garção“Low-Power Low-Voltage CMOS A/D Sigma-Delta Modulator for Bio-Potential Signals Driven by a Single-Phase Scheme” IEEE Transactions on Circuits and Systems，I: Regular Papers， vol. 52， No. 12， December 2005
[13] H. Zare-Hoseini， I. Kale， and O. Shaoei， “Modeling of Switched-Capacitor Delta-Sigma Modulators in SIMULINK，” IEEE Trans. On Instrumentation and Measurement， vol. 54， no. 4， pp. 1646-1654， Aug 2005.
[14] S. Brigati， F. Francesconi， P. Malcovati， D. Tonietto， A. Baschirotto， and F.Maloberti， “Modeling Sigma-Delta Modulator Non-Idealities in SIMULINK(R) ，” in Proc of IEEE Symp. on Circuits and Systems， vol. 2， Jun 1999， pp. 384-387.
[15] S. Y. Lee， “Analog Integrated Circuits，” Electrical Engineering， National Chung Cheng University， 2007
[16] 林妤穎, “兼併切換式電容及切換式放大器且應用於生醫訊號之三角積分調變器,” 國立中央大學電機工程學系碩士論文, 民國九十九年.
[17] Chien-Hung Kuo “Delta-Sigma Analog-to-Digital Converters” Electrical Engineering ， National Cheng Kung University
[18] Hsin-LiangChen, Po-ShengChen,andJen-ShiunChiang, “A Low-Offset Low-Noise Sigma-Delta 111Modulator With Pseudorandom Chopper-Stabilization Technique”, IEEE Trans. Circuits Syst. I, 111vol. 56, no. 12, December 2009
[19] 李冠毅, “使用AB類/AB類開關運算放大器技術之0.7伏低功率低失真多位元三角積分調變器,” 國立臺灣師範大學應用電子科技學系碩士論文, 民國九十九年一月.
[20] C. H. Kuo, D. Y. Shi, K. S. Chang, “A Low-Voltage Fourth-Order Cascade Delta–Sigma Modulator in 0.18-m CMOS”, IEEE Transactions on Circuits And Systems—I: Regular Papers, Vol. 57, No. 9, September 2010
[21] K. P. Pun, S. Chatterjee, P. R. Kinget, “A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC”, IEEE Journal of Solid-State Circuits, Vol. 42, No. 3, March 2007