跳到主要內容

簡易檢索 / 詳目顯示

研究生: 江岳達
Yueh-Ta Chiang
論文名稱: 寬頻劃碼多工進接發射機之射頻前端電路研製
The Study of RF Front-End Circuit for W-CDMA Transmitter
指導教授: 邱煥凱
Hwann-Kaeo Chiou
口試委員:
學位類別: 碩士
Master
系所名稱: 資訊電機學院 - 電機工程學系
Department of Electrical Engineering
畢業學年度: 93
語文別: 英文
論文頁數: 78
中文關鍵詞: 混頻器寬頻劃碼多工進接射頻電路壓控振盪器
外文關鍵詞: RF circuit, VCO, mixer, W-CDMA
相關次數: 點閱:7下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 此篇論文描述了數個射頻電路的設計,並運用於寬頻化碼多工進接系統中,採用台積電0.35微米矽鍺雙載子互補金屬氧化半導體製程。以下依各章節不同的電路來分類,概述論文中各電路的實際量測結果。
    第三章為升頻混頻器的設計,包括了兩種混頻器,一種是摺疊電流式的升頻混頻器,另一種是雙端平衡式的基級升頻混頻器。第一個混頻器約有0.9dB的轉換增益、輸出1-dB增益壓縮點為-9dBm、輸出三階截斷點在3dBm、射頻埠和中頻埠和本地振盪源埠之間的隔離度均大於40 dB。第二個混頻器約有3.9 dB的轉換損耗、輸出1-dB增益壓縮點為-14dBm、輸出三階截斷點在0 dBm、射頻埠和中頻埠和本地振盪源埠之間的隔離度均大於35 dB。
    第四章為壓控振盪器的設計,設計中心頻率為1.94GHz,包括了兩個壓控振盪器,一個是切換式電容陣列的壓控振盪器,另一個是具有似固定的控制增益(quasi-constant KVCO)的壓控振盪器。第一個壓控振盪器具有351 MHz的振盪頻率調整範圍、約-9 dBm的輸出功率強度、在與振盪頻率距100 kHz頻偏的量測條件下約-93 dBc/Hz的相位雜訊。第二個壓控振盪器具有137 MHz的振盪頻率調整範圍、41 MHz/V 的控制增益、約-7 dBm的輸出功率強度、在與振盪頻率距100 kHz頻偏的量測條件下約-93 dBc/Hz的相位雜訊。


    This thesis describes several radio frequency circuit designs, which are adopted in W-CDMA application. They are implemented with tsmc 0.35mm SiGe BiCMOS process. The following sections will summarize the practical measured results classified by different circuits in different chapters.
    Chapter 3 introduces the designs of up-conversion mixers, including current-folded up-conversion mixer, and double-balanced base up-conversion mixer. These circuits are measured on FR4 print circuit boards. The former has conversion gain of 0.9dB, output P1dB of -9dBm, output IP3 of 3dBm, and isolation between each two ports, which is superior to 40dB. The latter has conversion loss of 3.9dB, output P1dB of –14dBm, output IP3 of 0dBm, and isolation among all ports are superior to 30dB.
    Chapter 4 presents the designs of VCOs whose center frequencies are 1.94GHz, including a switched capacitance array VCO, and a quasi-constant KVCO VCO. These circuits are measured on FR4 print circuit boards. The former obtains a tuning range of 351MHz, and output power of -9dBm, and phase noise of –93.7dBc/Hz at 100KHz offset. The latter yields a tuning range of 137MHz, average KVCO of 41MHz/V, and output power of -7dBm, and phase noise of -93dBc/Hz at 100KHz offset.

    Contents 中文摘要……………………………………………………………………..Ⅰ English Abstract………………………………………..……………………………Ⅱ 致謝………………………………………………………………………………….Ⅲ Contents……………………………………………………………………………...Ⅳ List of Figures………………………………………………………………………..Ⅵ List of Tables………………………………………………………………………...Ⅸ Chapter 1 Introduction………………………………………………………..1 1-1 The Motivation of Research…………………………………………………1 1-2 Thesis Overview……………………………………………………………..1 Chapter 2 The Architectures of Transmitter for W-CDMA Application…...3 2-1 The Introduction of W-CDMA System………………………………………3 2-2 The Transmitter Architectures………………………………………………..4 2-2-1 Direct Conversion Transmitters………………………………………..5 2-2-2 Two-Step Transmitters…………………………………………………6 2-3 The System Consideration of the Transmitter ……………………………….7 Chapter 3 1.95GHz Direct Up-Conversion Mixer……………………………..9 3-1 Introduction of Mixers……………………………………………………….9 3-2 1.95GHz Current-Folded Mixer…………………………………………….19 3-2-1 Abstract and Motive…………………………………………………..19 3-2-2 Principle and Design………………………………………………….19 3-2-3 Implementation and Measurement…………………………………...22 3-2-4 Conclusion and Discussion…………………………………………...30 3-3 1.95GHz Double-Balanced Base Mixer…………………………………….31 3-3-1 Abstract and Motive…………………………………………………..31 3-3-2 Principle and Design………………………………………………….31 3-3-3 Implementation and Measurement…………………………………...34 3-3-4 Conclusion and Discussion…………………………………………...42 Chapter 4 1.94GHz Voltage Controlled Oscillator………………………….44 4-1 Introduction of VCO………………………………………………………..44 4-2 1.94GHz Switched Capacitance Array VCO……………………………….50 4-2-1 Abstract and Motivation……………………………………………...51 4-2-2 Principle and Design………………………………………………….51 4-2-3 Implementation and Measurement…………………………………...55 4-2-4 Conclusion and Discussion…………………………………………...60 4-3 1.94GHz Quasi-Constant Kvco VCO………………………………………..61 4-3-1 Abstract and Motivation……………………………………………...61 4-3-2 Principle and Design…………………………………………………62 4-3-3 Implementation and Measurement…………………………………...66 4-3-4 Conclusion and Discussion…………………………………………...72 Chapter 5 Conclusion and Future Work…………………………………….74 Reference…………………………………………………………………………….77

    [1] Razavi, B.,” RF microelectronics,” Prentice Hall, 1998.
    [2] Rowan Gilmore, Les Besser,” Practical RF Circuit Design for Modern Wireless
    Systems Volume II Active Circuits and Systems”, Artech House.
    [3] Harri Holma, Antti Toskala, “WCDMA for UMTS Radio Access For Third
    Generation Mobile Communications,”John Willey & Sons, 2001.
    [4] Hui Dong Lee, Chung-Hwan Kim, and Songcheol Hong ,“A SiGe BiCMOS
    Transmitter Module for IMT2000 Applications,”IEEE Microwave And Wireless Components Letters,2004.
    [5] Kang-Yoon Lee; Seung-Wook Lee; Yido Koo; Hyoung-Ki Huh; Hee-Young Nam; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee; Deog-Kyoon Jeong; Wonchan Kim; “Full CMOS 2GHzWCDMA Direct Conversion Transmitter and Receiver.” Solid-State Circuits, IEEE Journal of Volume 38, Issue 1, Page(s): 43 – 53, Jan. 2003.
    [6] Liwei Sheng; Larson, L.E. “An Si-SiGe BiCMOS direct-conversion mixer with second-order and third-order nonlinearity cancellation for WCDMA applications,” Microwave Theory and Techniques, IEEE Transactions on Volume 51, Issue 11, Page(s): 2211 – 2220, Nov. 2003.
    [7] Harikrishnan and M. Awan ”Design of CMOS up-conversion mixer for RF
    integrated circuit”, IEEE, 2002.
    [8] Esa Tiiliharju and Kari Halonen,“A Biased Low Voltage BiCMOS Mixer For
    Direct Up-Conversion,” IEEE, 2003.
    [9] Chakib Belkhiri, Serge Toutain, and Tchanguiz Razban“ A highly linear
    broadband common base mixer based on combination of active and resistive concepts.” IEEE MTT-S Digest, 2004.
    [10] Esa Tiiliharju and Kari Halonen,”current-folded mixer for up conversion
    applications”, IEE Electronics Letters,pp.1664-1666,Dec 2002
    [11] Stephen Long, “Evaluating and Optimizing Tradeoffs in CMOS RFIC
    Upconversion Mixer Design,”.
    [12] Ali Hajimiri, Thomas H.Lee,“The Design of Low Noise oscillators,” Kluwer
    Academic Publishers, 2002.
    [13] Axel D. Ali M. Niknejad and Robert G. Meyer ,“A wideband low-phase-noise
    CMOS VCO”,IEEE custom integrated circuit conference, pp 555-558, 2003.
    [14] A. Kral, F. Behbahani, and A. A. Abidi ,”RF-CMOS Oscillators with Switched
    Tuning”, the Custom IC Conference, pages 555-558, May 1998.
    [15] kostas Manetakis, Darryl Jessie, Chiewcharn Narathong,”A wideband CMOS
    VCO for zero-IF GSM-CDMA single-chip transceiver,” IEEE, pp.139-142, 2004.
    [16] D. Ham, A. Hajimiri ,”concepts and methods of optimization of integrated LC
    VCOs, IEEE J. Solid-state,circuits,vol.36,pp.896-909,June 2001.
    [17] Julien MIRA, Thierry DIVEL, Serge RAMET, “ Distributed MOS Varactor
    Biasing for VCO Gain Equalization in 0.13um CMOS Technology.” 2004 IEEE
    Radio Frequency Integrated Circuits Symposium.
    [18] E. Hegazi, A. Abide, ”Varactor Characteristics, Oscillator Tuning Curves and
    AM-FM Conversion”, IEEE JSSC, vol.38, pp. 1033-1039, June 2003.
    [19] Samori, C.; Zanchi, A.; Levantino, S.; Lacaita, A.L.,” A fully-integrated
    low-power low-noise 2.6-GHz bipolar VCO for wireless applications”, IEEE
    Microwave and Wireless Components Letters [see also IEEE Microwave and
    Guided Wave Letters , Volume: 11 Issue: 5 , Page(s): 199 –201, May 2001.
    [20] Abidi, A.A “Direct-conversion radio transceivers for digital communications”;
    Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd
    ISSCC, 1995 IEEE International , 15-17 Feb. 1995 Page(s): 186 -187, 363-4
    [21] 林正杰,“應用於於寬頻劃碼多工進接及雙頻無線區域網路之射頻收發機
    研製,”碩士論文,2003,國立中央大學。
    [22] 劉偉正,“應用於ISM 與Ka 頻段之射頻收發機前端電路研製,”碩士論
    文,2003,國立中央大學。

    QR CODE
    :::