跳到主要內容

簡易檢索 / 詳目顯示

回結果列表
研究生： 張紹銘
Shao-Ming Chang
論文名稱： A 2.5V,0.35um,2.5Gbps 傳送接收器設計
A 2.5V, 0.35um, 2.5Gbps transceiver design
指導教授： 蘇朝琴
Chauchin Su
口試委員:
學位類別： 碩士
Master
系所名稱： 資訊電機學院 - 電機工程學系
Department of Electrical Engineering
畢業學年度： 89
語文別： 中文
論文頁數： 61
中文關鍵詞： 高速 、傳送接收器 、信號完整 、差動信號 、低電壓振幅
外文關鍵詞： High-Speed, transceiver, signal integrity
相關次數： 點閱：14  下載：0 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報


    • 在本論文中有兩個主要要旨，第一，我們將焦點集中於在高速連接上信號完整(signal integrity)的概念和輸入/輸出電路的設計。其次，基於信號完整性和寄生效應(parasitics)為考量，我們將提出一個使用低電壓振幅和差動信號的傳送器和接收器。
    傳送器和接收器以TSMC 0.35μm 1P4M CMOS製程來實現，傳送器和接收器之間資料傳輸速率是2.5G bits/sec而且微細長片線(micro-strip line)的傳輸長度是0.5m，直流電源2.5V和1.3V提供這個裝置。


    There are two major topics in this thesis. First, we should focus on the overview of signal integrity and design of I/O circuit in the high-speed link. Secondly, base on consideration of signal integrity and parasitics. We will propose the transmitter and receiver that use low voltage swing and differential signalling.
    Transmitter and receiver are implemented by TSMC 0.35μm 1P4M CMOS technologies. The data transfer rate is 2.5G bits/sec and length of micro-strip line is 0.5m between transmitter and receiver. DC 2.5V and 1.3V supplies the device.

    1. Introduction……………………………………………………………… 1 1.1 Motivations………………………………………………………………1 1.2 Overview of signal integrity in the high-speed circuits………………… 2 Why analysis signal integrity…………………………………………… 2 Crosstalk ……………………………………………………………… 2 Relfection……………………………………………………………… 5 Ground bounce………………………………………………………… 7 1.3 Driver design methodology…………………………………………… 10 Driver Overview……………………………………………………… 10 Single-ended open drain driver……………………………………… 11 Single-ended Trans-Impedance Amplifier (TIA)……………………… 12 Differential open drain driver………………………………………… 13 Differential current steering driver…………………………………… 14 1.4 The design consideration for the high-speed circuit………………… 16 Termination technique…………………………………………………16 Low-voltage swing…………………………………………………… 17 Single-ended and differential transmission…………………………… 18 1.5 Thesis organization……………………………………………………18 2. Architecture Overview………………………………………………… 20 2.1 Introduction……………………………………………………………20 2.2 Clock generator and 2 Dimension Array Delay Locked Loop (2-D DLL)…………………………………………………………………………22 2.3 Transmitter…………………………………………………………… 22 Data splitter…………………………………………………………… 23 Preamplifier……………………………………………………………24 Driver…………………………………………………………………24 2.4 Termination…………………………………………………………… 25 2.5 Receicver……………………………………………………………… 25 Front-end amplifier…………………………………………………… 25 Sampler………………………………………………………………… 26 Set-Reset (SR) Latch……………………………………………………26 3. Clock generator and 2-Dimension array DLL………………………27 3.1 Architecture Introduction………………………………………… 27 3.2 Overview of PLL and DLL…….………………………………………30 PLL introduction……………………………………………………30 DLL introduction………………………………………………… 31 3.3 Detail circuit design……………………………………………… 31 Unit differential delay buffer…………………………………31 Bias generator ……………………………………………… 32 Differential-to-Single Circuit…………………………………33 Swing adjuster……….…………………………………………… 34 Phase Frequency Detector (PFD)…………………………………35 Charge Pump………………………………………………………… 36 Frequency divider………………………………………………… 37 3.4 System response and stability…………………………………… 38 3.5 Simulation result…….………………………………………………41 Simulation result of PLL…………………………………………41 Simulation result of DLL…………………………………………44 4. Transmitter………………………………………………………………47 4.1 Data Splitter………………………………………………………… 47 4.2 Pre-amplifier………………………………………………………… 50 4.3 Driver……………………………………………………………………51 4.4 Simulation Result…………………………………………………… 53 5. Receiver….………………………………………………………………56 5.1 Front-end amplifier………………………………………………… 56 5.2 Sampler………………………………………………………………… 57 5.3 S-R latch……………………………………………………………… 58 5.4 Simulation result…………………………………………………… 59 6. Conclusion……………………………………………………………… 61 7. Reference…………………………………………………………………62

    [1]"IEEE standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI),"IEEE std 1596.3-1996 was approved by 21 March 1996
    [2]Gunning, B.; Yuan, L.; Nguyen, T.; Wong, T, "A CMOS Low-Voltage-Swing Transmission-Line Transceiver," Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, 1992 IEEE International, 1992, Page(s): 58 -59
    [3]Gabara, T.; Fischer, W.; Werner, W.; Siegel, S.; Kothandaraman, M.; Metz, P.; Gradl, D, "LVDS I/O buffers with a controlled Reference Circuit"ASIC Conference and Exhibit, 1997. Proceedings., Tenth Annual IEEE International , 1997 , Page(s): 311 -315
    [4]Hormoz Djahanshahi,Flemming Hansen,C.Andre T.Salama,"Gigbit-per-Second ECL-Compatible I/O Interface in 0.35-um CMOS,"IEEE JOURNAL OF SOLID STATE CIRCUITS,VOL.34,NO.8,AUGUST 1999
    [5]Gijung Ahn,Deog-Kyoon Jeong,and Gyudong Kim,"A 2-Gbaud 0.7-V swing Voltage-Mode Driver and On-Chip Terminator for High-Speed NRZ Data Transmission," IEEE JOURNAL OF SOLID STATE CIRCUITS, VOL.35, NO.6, JUNE 2000
    [6]Y.T.Lin, "Investigation Of Simultaneous Switching Noise for Signal Integrity in High-speed Digital Circuit Design,"M.S.dissertation,Dep.Elec.Eng,National Central University Taiwan,June 1997
    [7]R.Goyal, "Managing Signal Integrity,"IEEE Spectrum, pp.54-58, March 1994
    [8]S.Bobba and I.N.Hajj, "Simultaneous Switching Noise in CMOS VLSI circuits, "Mixed-Signal Design, 1999. SSMSD ''99. 1999 Southwest Symposium on, 1999, Page(s): 15 -20
    [9]Greg Edlumd, "Noise budgets help maintain signal integrity in low voltage systems, "EDN Access, July 18,1996
    [10]Won-Hyo Lee; Jun-Dong Cho; Sung-Dae Lee,”A high speed and low power phase-frequency detector and charge-pump,” Design Automation Conference, 1999. Proceedings of the ASP-DAC ''99. Asia and South Pacific , 1999 , Page(s): 269 -272 vol.1
    [11]Chen, R.Y,” High-speed CMOS frequency divider,” Electronics Letters, Volume: 33 22 , 23 Oct. 1997 , Page(s): 1864 —1865
    [12]Maneatis, J.G,” Low-jitter process-independent DLL and PLL based on self-biased techniques,” Solid-State Circuits, IEEE Journal of Volume: 31 11 , Nov. 1996 , Page(s): 1723 —1732
    [13]J.Christiansen,”An Integrated High Resolution CMOS Timing Generator Based on An Array of Delay Locked Loops,” Solid-State Circuits, IEEE Journal of Volume: 31, July. 1996 , Page(s): 1723 —1732
    [14]Ty Yoon; Jalali, B,” Front-end CMOS chipset for fiber-based gigabit Ethernet,” VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, 1998 , Page(s): 188 -191
    [15]A.Yukawa,”A CMOS 8-bit high-speed A/D converter IC,” Solid-State Circuits, IEEE Journal of Volume: 20,No 3, June. 1985 , Page(s): 775 —779
    [16]B.S.Kong and Y.H.Jun,”Set of self-timed latches for high speed VLSI,”IEE Proc.-Circuits Devices Syst., Vol 146,No 6, December 1999
    [17]F.Alicke; F,Bartholdy; S.Blozis; F.Dehmelt; P.Forstner; N.Holland and J.Huchzermeier,”Comparing Bus Solution,”Texas Instruments, Application report, March,2000
    [18]Ching-Yuan Yang, Guang-Kaai Dehng, June-Ming Hsu, and Shen-Iuan Liu,” New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 10, OCTOBER 1998

    QR CODE
    :::