簡易檢索 / 詳目顯示
| 研究生： |
劉子群 Tzu-Chun Liu |
|---|---|
| 論文名稱： |
以軟體定義無線電平台設計與實現高速通道編解碼器 Implementation of High Throughput Codec for Wideband OFDM Tranceiver with SDR Platform |
| 指導教授： | 陳逸民 |
| 口試委員: | |
| 學位類別： |
碩士 Master |
| 系所名稱： |
資訊電機學院 - 通訊工程學系 Department of Communication Engineering |
| 論文出版年： | 2019 |
| 畢業學年度： | 108 |
| 語文別： | 中文 |
| 論文頁數： | 65 |
| 中文關鍵詞： | 數位電視廣播 、里德所羅門碼 、摺積碼 、交錯器 、封包偵測 |
| 外文關鍵詞： | DVB-T, Reed Solomon Code, Convolution Code, Interleaver, Detect Packet Header |
| 相關次數： | 點閱：14 下載：0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
隨著無線通訊技術的發展，5G已經開始蓬勃發展，而資料的傳輸速度與資料量也越來越重要。在本篇論文中，將提出一高傳輸速度與資料量的收發機模組，並說明如何透過設計通道編解碼的方式，來達到更高傳輸速率與高可靠度的品質。
此收發機模組主要透過通道編解碼器以及OFMD調變器，來完成雛型系統的一對一通訊測試。選擇參考在LTE架構下的OFDM調變系統以及DVB-T架構下的通道編解碼規格，來作為實現的模組，並加以修改與擴充，來達到高速率的傳輸速度與演算法
With the development of wireless communication technology, 5G has begun to flourish, and the speed of data transmission and the amount of data are becoming more and more important. In this paper, a transceiver module with high transmission speed and throughput will be proposed, and how to design a channel codec to achieve higher transmission data rate and high reliability.
The transceiver module mainly performs one-to-one communication test of the prototype system through the channel codec and the OFDM modulator. Select the OFDM modulation system under the LTE architecture and the channel codec specification under DVB-T architecture as the implemented module, and modify and expand to achieve high transmission speed and algorithm.
[1] ETSI EN 300 744, Digital Video Broadcasting(DVB), Framing structure channel coding and modulation for digital terrestrial television. European Standard.
[2] C.K. Lin, “Implementation of DVB-T Baseband Demodulation and Decoder Receiver with a SDR Platform, ” National Central University, Master’s thesis, May. 2019.
[3] M.Y. Hsu, “Design and FPGA Implementation of Baseband Receiver for DVB-T System, ” National Central University, Master’s thesis, Aug. 2012.
[4] C.H. Kuo, “Design and Implementation of Viterbi Decoder for Multi-Rate Convolutional Code in DVB-T System, ” National Central University, Master’s thesis, Jul. 2010.
[5] W.H. Tsai, “implement MPEG-2 multiplexer system on DVB-T, ” National Central University, Master’s thesis, Jul. 2007.
[6] W.L. Hsueh, “Reed-Solomon Decoder Hardware Implementation for Digital
Video Broadcasting Standard for Terrestrial Transmission(DVB-T) Channel
Coding, ” National Central University, Master’s thesis, Jul. 2007.
[7] W.L. Hsueh, “Reed-Solomon Decoder Hardware Implementation for Digital
Video Broadcasting Standard for Terrestrial Transmission(DVB-T) Channel
Coding, ” National Central University, Master’s thesis, Jul. 2007.
[8] F.S. Huang, “Design and Implementation of Synchronization System for DVB-T Receiver, ” National Central University, Master’s thesis, Jul. 2006.
[9] Jae-Sun Han; Tae-Jin Kim; Chanho Lee, “High performance Viterbi decoder using modified register exchange methods＂, Circuits and Systems, 2004. ISCAS＇04. Proceedings of the 2004 International Symposium on Volume 3, 23-26 May 2004 Page(s):III – 553-6 Vol.3.
[10] D. A. F. Ei-Dib and M. I. Elmasry, “Low-power register-exchange Viterbi decoder for high-speed wireless communications＂ IEEE ISCAS, Vol. 5, pp. V737~740, May. 2002.
[11] Feygin, G.; Gulak, P, “Architectural tradeoffs for survivor sequence memory management in Viterbi decoder＂, Communications, IEEE Trans. On Communications , Vol 41, Issue 3, March 1993 Page(s):425~429.
[12] T. K. Truong, M. –T. Shih, I. S. Reed, and E. H. Satorius, “ A VLSI design for a trace-back Viterbi decoder,＂ IEEE Trans. on Communications, Vol. 40, No.3, pp.616~624, Mar. 1992.
[13] Ivan M. Onyszchuk, “Truncational Length for Viterbi Decoding.＂ IEEE Trans. On Communication, Vol.COM-39, pp.1023~1026, July 1991.
[14] C. B. Shung, P. H. Siegel, G. Ungerboeck, and H. K. Thapar, “VLSI architectures for metric normalization in the Viterbi algorithm,＂IEEE ICC, Vol. 4, pp.1723-1728, Apr.1990.
