在此論文中，我們主要的研究主題是探討同步切換雜訊對訊號完整性的影響，並進而去降低雜訊的量。首先，我們將簡單的說明及討論通道建模、介面電路的雜訊來源及低電壓差動訊號標準，並簡介造成同步切換雜訊的相關因素和過去一般用來降低此雜訊的機制。根據這些知識，我們提出了輸出驅動器的電晶體順序導通的方法，藉由電流非同時流到接地端的打線來有效的降低同步切換雜訊。接著，我們利用這個原理，應用在一個符合AGTL標準的2Gbps收發器，及一個符合低電壓差動訊號標準的5Gbps收發器。此外，在不使用電流源的情況下，我們亦可以大幅的降低電晶體的尺寸及花費。並在電路內加上一個編碼器，讓電路在製程漂移的情況下，輸出的電壓準位還能維持在一定電壓範圍。
論文中，我們將實現一個符合AGTL標準的2Gbps的傳送器。此傳送器是使用tsmc018的製程且在1.8V的供應電壓下可以操作在2Gbps，另外晶片面積則為1.5x1.5mm2，模擬結果可以讓同步切換雜訊抑制在原有雜訊的一半以內。另外我們亦模擬一個符合低電壓差動訊號標準的5Gbps收發器，將同步切換雜訊抑制在50mV左右。透過這些處理，我們可以不使用電流源而有效的抑制雜訊的量，並讓輸出訊號能維持在標準的電壓準位。

In this thesis, our major topic is to discuss the effect of simultaneous switching noise (SSN) on signal integrity and to reduce the noise magnitude. First, we will study the channel modeling, signaling noise sources and low voltage differential signaling (LVDS) standard. We also briefly introduce the factors which causes SSN and some mechanisms to reduce the noise in the past. Basing on these considerations, we propose the orderly turn-on method of the output driver, and we apply this method in a 2Gbps transceiver of the assisted gunning transceiver logic (AGTL) standard and a 5Gbps transceiver of the LVDS standard. Without using the current source, we can further reduce the transistor size and the cost. We also invent a decoder to control the voltage level against the process variation.
A 2Gbps transmitter has been implemented in this thesis. It is compatible with the AGTL standard. Fabricated in a TSMC 0.18-um CMOS technology, the transmitter circuit operates at 2Gbps with a 1.8V power supply and the chip area is 1.5x1.5mm2. It has been approved for fabrication by the Chip Implementation Center (CIC). The simulation result shows that the SSN effects have been reduced to half of the original ones. Furthermore, we also simulate a 5Gbps transceiver of the LVDS standard and the SSN effect has been reduced to 70mV. By these methods, we can reduce the SSN effect and maintain the voltage level of output signal without using any current source.

[1] Novak, I. , “Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination, “ Electrical Performance of Electronic Packaging, 1998. IEEE 7th topical Meeting on , 26-28 Oct 1998
[2] R. Senthinathan and R.Yach., “High-speed 1 output driver design methodology, ” Intel Corporation: Technical Report, Sept 1988.
[3] R. Senthinathan and J. L. Prince, “Simultaneous switching ground noise calculation for packaged CMOS devices, ” IEEE J. Solid-State Circuits, vol. 26, p. 1724, Nov.1991
[4] C.K. Ken Yang ,“Design of High-Speed Serial Links in CMOS,” Ph.D. Dissertation, Stanford University, 1998.
[5] H. Johnson, M. Graham, “High-Speed Digital Design --- A handbook of black magic,” Prentice-Hall, Inc. 1993.
[6] J. Poulton, et al., “Signaling in high-performance memory systems,” International Solid-State Circuits Conference, tutorial., 1999.
[7] H.B. Bakoglu, “Circuits, Interconnections and Packaging for VLSI,” Addison-Wesley Publishing Company, Inc. 1990.
[8] J. Poulton, et al., “A Tracking Clock Recovery Receiver for 4 Gb/s Signaling,” IEEE Micro, 1998.
[9] W.J. Dally and J. Poulton , “Transmitter equalization for 4Gb/s signaling,” IEEE Micro, 1997.
[10] R. Farjad-Rad, C. K. K. Yang, M. A. Horowitz, and T. H. Lee, “A 0.4 um CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter,” IEEE J. Solid-State Circuits,May 1999.
[11] A. Fiedler, et al., “A 1.0625 Gbps transceiver with 2X Oversampling and transmit pre-emphasis,” IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 238-239, Feb 1997.
[12] Star-HSPICE User’s Manual , Avant! Corporation, 2001.
[13] J.M. Khoury and K.R. Lakshmikumar., “High-Speed Serial Transceivers for Data Communication Systems,” IEEE Communications Magazine, July 2001
[14] M.E. Lee, “An Efficient I/O and Clock Recovery Design For Terabit Integrated Circuits,” Ph.D. Dissertation, Stanford University, August 2001.
[15] S.H. Hall, G.W. Hall, et al. , “High-Speed Digital System Design—A handbook of interconnect theory and design practices,” Wiley-Interscience Publication, 2000.
[16] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill Companies, Inc., 2001.
[17] TUMMALA, R.R., RYMASZEWSKI, E.J., and KLOPFENSTEIN, A.G.: “Microelectronics packaging handbook,” Chapman & Hall, New York, 1997.
[18] BAKOGLU, H.B.: “Circuits, interconnections, and packaging for VLSI,” Addison-Wesley, Reading, Massachusetts, 1990, p.303
[19] Gong, S.; Hentzell, H.; Persson, S.-T.; Hesselborn, H.; Lofstedt, B.; Hansen, M. “Packaging impact on switching noise in high-speed digital systems, “ Circuits, Devices and Systems, IEE Proceedings- , Volume: 145 Issue: 6 , Dec 1998
[20] SENTHINATHAN, R., and PRINCE, J.L.: “Simultaneous switching ground noise calculation for packaged CMOS device, “ IEEE J. Solid-State Circuit, 1991, 26, (11), pp.1724-1728
[21] Ammar, R.; Ajouri, C.: “GTL: a low-swing solution for high-speed digital logic, “WESCON/''95. Conference record. ''Microelectronics Communications Technology Producing Quality Products Mobile and Portable Power Emerging Technologies'' , 7-9 Nov 1995
[22] The datasheet of Intel Pentium 4 Processor in the 423-pin Package
[23] B. Razavi, “Design of Integrity Circuit for Optical Communications,” McGraw-Hill Companies, Inc., 2002
[24] “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits,” ANSI/TIA/EIA-644-1995, Telecommunications Industry Association, Nov. 15, 1995.
[25] “IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI),” IEEE Std 1596.3-1996, IEEE Computer Society, July 31, 1996.
[26] LVDS Owner’s Manual , Corporation, 2000.