在此論文中我們使用TSMC CMOS 0.35μm製程，設計一個適用於Multi-GHz頻率合成器中所使用的壓控振盪器 (Voltage - controlled oscillator)、倍頻器(Frequency doubler)及除頻器(Divider)的電路設計。在晶片設計上，系統工作電壓為2V，壓控振盪器工作頻率為2.5GHz，相位雜訊為-109dBc，功率消耗為20mW；倍頻器工作頻率為5 GHz，相位雜訊為-97dBc，功率消耗為4mW。在除頻器部份，採用CMOS 0.25μm製程設計，我們提出一個全新架構高速低功率除頻器，經過模擬後可操作的頻率可達19 GHz，並且適用於各種除數，包括奇數及偶數，功率消耗低於4.5mW。此論文解決了目前高速頻率合成器所遇到的一些瓶頸，使CMOS製程更適用於射頻無線通訊系統收發端，加速在高頻下數位及類比電路之整

In this thesis, we implement a VCO(voltage-controlled oscillator), frequency doublers and frequency dividers applying for Multi-GHz frequency synthesizers in TSMC 0.35 μm 1P4M CMOS technology. In the chip, supply voltage is 2V and VCO phase noise is —109dBc/Hz at 5MHz offset with 4 quadrature phasors for 2.5GHz, and the power consumption is 20mW. The phase noise of the frequency doubler is —97dBc/Hz at 5MHz offset for 5GHz, and the power consumption is only 4mW. The central frequency of the divider is 4GHz and locking rang is about 300MHz.
The novel high frequency and low power consumption dividers are implemented in CMOS 0.25μm technology. The operating frequency of the dividers is at 19GHz by simulation with RF Model. The divisor of the dividers can be odd or even, and power consumptions are below 4.5mW. The thesis overcomes some difficulties of the high frequency synthesizer applying for RF wireless transceiver structure.

[1] Behzad Razavi, “RF Microelectronics,” Pretice Hall Inc., 1998
[2] Behzad Razavi, “A Study of Phase Noise in CMOS oscillators,” IEEE J. Solid-State Circuits, Vol.31,No.3, March 1996
[3] Hirad Samavati, Hamid R, Rategh, Thomas H. Lee, “A 5-GHz CMOS Wireless LAN Receiver Front End,” IEEE Journal of Solid-State Circuits,Vol.35,No.5,May 2000
[4] HongMo Wang “A 1.8V 3mW 16.8GHz Frequency Divider in 0.25um CMOS,” ISSCC 2000, pp196-197
[5] Hamid R. Rategh, Thomas H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid—State Circuits, Vol.34, No.6, June 1999
[6] Hamid R. Rategh, Hirad Samavati, Thomas H. Lee, “A 5GHz, 1mW CMOS Voltage Controlled Differential Injection Locked Frequency Divider,” IEEE Custom Integrated Circuits Conference, 24.5.1
[7] Ting-Ping Liu, “A 6.5 GHz monolithic CMOS voltage-controlled oscillator,” ISSCC 1999, pp.404-406
[8] Ting-Ping Liu , “1.5 V 10-12.5 GHz integrated CMOS oscillators,” Symposium on VLSI Circuits Digest of Technical Papers, June 1999, pp.55-56
[9] Christopher Lam, Razavi, “A 2.6 GHz 5.2 GHz CMOS voltage - controlled oscillator,” ISSCC 1999, pp.402-404
[10] Ali Hajimiri, Thomas H. Lee, “A General Theory of Phase Noise in Electrical Oscillators,” IEEE J. Solid-State Circuits, Vol.33, No.2 February 1998
[11] Ali Hajimiri, Thomas H. Lee, “Design Issues in CMOS Differential LC Oscillators,” IEEE J. Solid-State Circuit, Vol. 34, No.5 May 1999
[12] Thomas H.Lee, Ali Hajimiri, “Oscillator Phase Noise: A Tutorial,” IEEE J. Solid-State Circuit, Vol.35, No.3, March 2000
[13] Hamid R. Rategh, Hirad Samavati, Thomas H. Lee, ”A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5-GHz Wireless LAN Receiver,” IEEE J. Solid-State Circuits, Vol. 35, No. 5, May 2000
[14] Wallace Ming Yip Wong, Ping Shing Hui, Zhiheng Chen, Keqiang Shen, Jack Lau, Philip C. H. Chan, Ping-Keung Ko, “A Wide Tuning Range Gated Varactor,” IEEE J. Solid-State Circuits, Vol. 35, No. 5, MAY 2000
[15]Alain-Serge Porret, Thierry Melly, Christian C.Enz, Eric A.Cittoz, “Design of High-Q Varactors for Low-Power Wireless Applications Using a Standard CMOS Process,” IEEE J. Solid-State Circuits. Vol.35, No.3, March 2000
[16] Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P, Boyd, Thomas H. Lee, “Simple Accurate Expressions for Planar Spiral Inductances,” IEEE J. Solid-State Circuits. Vol.34, No.10, October 1999
[17] Jan Craninckx, Michiel S. J. Steyaert, “A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors,” IEEE J. Solid -State Circuits, Vol. 32, No. 5, May 1997
[18] Joachim N. Burghartz, D.C. Edelstein, Mehmet Soyuer, H. A. Ainspan, Keith A. Jenkins, ”RF Circuits Design Aspects of Spiral Inductors On Silicon,” IEEE J. Solid -State Circuits, Vol. 33, No. 12, December 1998
[19] Konstantin A. Kouznetsov, Robert G. Meyer, “Phase Noise in LC Oscillators,” IEEE J. Solid -State Circuits, Vol. 35, No. 8, August 2000
[20] Asad A. Abidi, Robert G. Meyer, “Noise in Relaxation Oscillators,” IEEE J. Solid -State Circuits, Vol. Sv-18, No.6, December 1983
[21] Todd C. Weigandt, Becomsup Kim, Paul R. Gray, “Analysis of Timing Jitter in CMOS Ring Oscillators,” 1994 ISCAS vol PP.27-30
[22] Jan Craninckx, Michiel Steyaert, Hiroyuki Miyakawa, K.U.Leuven, ESAT-MICAS, “A Fully Integrated Spiral-LC CMOS VCO Set with PREscaler for GSM and DCS-1800 System,” IEEE 1997 Custom Integrated Circuits Conference