在本篇論文中，實現了一顆十六位元的可程式化數位信號處理器。它是專用於通訊系統應用。除了提供一般十六位元數位處理器所具備的基本指令集外，還為了特別的功能硬體設計，提供特殊指令。這使得這顆數位信號處理器更適於計算密集的應用。
我們所提出的數位信號處理器具有幾項優越的特性: 可參數化的架構，高速的效能，和低功率。我們設計了各種模組產生器以產生可變動(configurable)的資料路徑(dat apath)和可重複使用的特殊功能硬體。平行化的架構也加速了效能，在效能測試程式中兩組乘法器串聯加法器減少一半的指令週期。為了減少功率耗損，我們採用許多種低功率設計技巧，如灰碼記憶體定址法和管線分享技巧等。
這顆數位信號處理器的最大工作效能可操作在每秒100百萬指令之

The proposed DSP processor has some advanced features: a parameterized architecture, high-speed performance, and low power. So various module generators are designed to generate configurable datapath and reusable special function blocks. In addition, we use high degree of parallelism to speed up its performance. The data path contains two Multiply-Accumulate units to reduce half instruction cycles in the performance benchmarks. To reduce power consumption, we use some low power designs such as gray code memory addressing, pipeline sharing techniques.
The chip was implemented in a cell-base design method using a 0.35 1P3M cell-library. The maximum performance of NCU_DSP is 100MHz.

[1] M. Kuulusa, J. Nurmi, J. Jakala, P. Ojala, H. Herranen, “A Flexible DSP Core for Embedded Systems,” IEEE Design & Test of Computers, Vol. 14, NO. 4, pp.60-68, Oct.-Dec., 1997.
[2] J. Nurmi, J. Takala, “A New Generation of Parameterized and Extensible DSP Cores,” IEEE Workshop Procs. on Signal Processing Systems, pp. 320-329, Nov., 1997.
[3] A. Gierlinger, R. Forsyth, E. Ofner, cGepard: “A Parameterisable DSP Core for ASICS,” ICSPAT, pp. 203-207, 1997.
[4] J. Nurmi, J. Takala, “A New Generation of Parameterized and Extensible DSP Cores,” IEEE Workshop Procs. on Signal Processing Systems, pp. 320-329, Nov., 1997.
[5] I. Verbauwhede and M. Touriguian, "A low power DSP engine for wireless communications," Journal of VLSI Signal Processing Systems, vol. 18, no.2, Feb. 1998
[6] Keshab K. Parhi, VLSI Digital Signal Processing Systems : Design and Implementation, Wiley-Inteerscience, 1999.
[7] "DSP1618 digital signal processor," AT&T Data Sheet, Feb. 1994.
[8] TEXAS INSTRUMENTS, TMS320C54x User''s Guide
[9] M. Alidina, G. Burns, C. Holmqvist, E. Morgan, and D. Rhodes, “DSP16000: A
high performance, low power dual-MAC DSP core for communication applications, ” in Proceedings of IEEE Custom Integrated Circuits Conference, pp. 119-122,1998.
[10] B. W. Kim, J. H. Ynag, C. S. Hwang, Y. S. Kwon, K. M. Lee, I. H. Kim, Y. H. Lee, C. M. Kyung, “MDSP-II: A 16-Bit DSP with Mobile Communication Accelerator,” IEEE Journal of Solid-State Circuits, Vol. 34, NO. 3, pp. 397-404, March, 1999.
[11] M. Morris Mano, Computer System Architecture, Prentice- Hall, 1993.
[12] P. Lapsley, J. Bier, A. Shoham, E. A. Lee, DSP Processor Fundamentals, IEEE
Press, 1997.
[13] T. Burd and R. Brodersen, “Processor design for portable systems,“ Journal of
VLSI Signal Processing, Vol. 13, Nos. 2/3, pp. 203-222, Aug./Sept. 1996.
[14] Y. T. Chen, "Embedded DSP Module generators for Communication System,"
Dep. Elec. Eng., National Central University, Taiwan, June,2001.
[15] J. L. Hennessy, D. A. Patterson, Computer Organization & Design: The Hardware/Software Interface, 2 nd edition, Morgan Kaufmann Publishers, 1998.
[16] J. Hennessy, D. Patterson, “Computer Architecture A Quantitative Approach,” 2nd edition, Morgan Kaufmann Publishers, 1996.
[17] C. Su, C. Tsui, and A. Despain, “Low-Power Architecture Design and Compilation Techniques for High-Performance Processors,” pp. 489-498, Comp con. 1994.
[18] Su, C.-L.; Tsui, C.-Y.; Despain, ”Saving power in the control path of embedded processors,” IEEE Design & Test of Computers , Volume: 11 Issue: 4 Page(s): 24 -31, Winter 1994
[19] A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Chapter 7, pp. 225-228, 1995.