在本論文中，我們研究主題落在里德所羅門碼（Reed-Solomon code），並設計一個里德所羅門編解模組（RS codec）的智慧財產(Intelligent Property)。我們的設計主要應用在數位用戶迴路及纜線數據機系統，在這兩者的應用中，系統會偵測傳輸通道的品質，調整適合的規格定義，稱之為多模式系統（multi-mode systems），因此我們提出一個可規劃多模式的里德所羅門碼。此模組包括兩個部份，分別為軟性核心（softcore）和硬體核心（hardcore）。軟性核心為一個可規劃的控制單元，具有可依照系統要求改變規格；而硬體核心為一個固定的資料路徑（datapath），則可最佳化算術單元的執得速度，面積和功率。在實際應用方面，我們可以即時經由控制訊號來重新規劃硬體架構的資料路徑，以達到適用於各種傳輸系統的目的。
在電路實現方面，我們利用平行運算及管線處理的技巧，來達成適用於各種系統應用的可規劃多模式的硬體架構。此晶片採用0.35微米製程，其中包括約34,647個邏輯閘，其核心面積約為1578´1560微米，在3.3伏特電壓下，其操作頻率可高達100百萬赫茲及功率消耗約為132mW。最後，我們模擬了一些產品應用的系統規格。

In this thesis, we focus on the topic of Reed-Solomon code, and we develop an Intelligent Property (IP) for RS codec, which includes encoder and decoder. The major issues of our design are focusing on the high-speed communication, which includes the xDSL system and the upstream part of cable modem. According to the characteristics of channel quality, there are different transmission specifications in these two systems. This is called multi-mode system. Therefore, we propose a reconfigurable multi-mode Reed Solomon codec to fit various applications. The codec consists of two parts, the softcore and the hardcore. The part of the softcore is a configurable control unit, which can change RS specification to fit various system application; and the part of the hardcore is a fixed operating datapath architecture, which can optimize the arithmetic units in speed, area, and power. In practical application, we can configure the parameters of RS codec to apply various systems on real-time.
In circuit realization, we use the techniques of parallelism and pipelinism to implement the multi-mode hardcore, which is suitable for applying various systems. The chip is implemented by 0.35 um cell-based technology. The total gate count is about 34,647 and the core size is 1578´1560 um2. The operating frequency is 100MHz, and power consumption is 132mW for 3.3 volt. Finally, we will apply our design to several the specifications of products, e.g., DVD and ADSL systems.

[1]S. Lin and D. J. Costello, Jr., “Error Control Coding: Fundamentals and Applications,” Englewood Cliffs, NJ: Prentice-Hall, 1983.
[2]Wicker and Bhargava, “Reed-Solomon Codes and Their Applications,” IEEE Press, 1994.
[3]S. Whitaker, J. Canaris, and K. Cameron, “Reed-Solomon VLSI codec for advanced television,” IEEE Trans. Circuits System Video Technol., vol. 1, pp. 230-236, June 1991.
[4]I.S. Reed, R. He, X. Chen, and T.K. Truong, “Application of Grobner bases for decoding Reed-Solomon codes used on CDs,” IEE Proceedings-Computers and Digital Techniques, vol. 145, issue. 6, pp. 369-376, Nov. 1998.
[5]H.C. Chang, C.B. Shung, “A (208,192;8) Reed-Solomon decoder for DVD application,” IEEE International Conference, pp. 957-960, vol. 2, 1998.
[6]“Annex B to ITU-T Recommendation J.83, Digital multi-programme systems for television sound and data services for cable distribution,” Oct. 1995.
[7]Walter Y. Chen, “DSL: Simulation Techniques and Standards Development for Digital Subscriber Line Systems,” Macmillan Technical Publishing, Indianapolis, 1998.
[8]Dennis J. Rauschmayer, “ADSL/VDSL Principles: A Pracitical and Precise Study of Asymmetric Digital Subscriber Lines and Very High Speed Digital Subscriber Lines,” Macmillan Technical Publishing, Indianapolis, 1999.
[9]K. Sato, M. Hattori, N. Ohya, and M. Sasano, “ARSDES: An Automated Reed-Solomon Decoder and Encoder Synthesis System,” IEEE Custom Integrated Circuit Conference, pp. 611-614, 1995.
[10]C.L. Shih, “Soft IP Generator of Reed-Solomon Codec for Communication Systems,” Master Thesis, National Central University, 2000.
[11]I.S. Reed and G. Solomon, “Polynomial Codes over Certain Finite Fields,” J. Soc. Ind. Apple. Math. 8,pp. 200-204, June 1860.
[12]Stephen B. Wicker, “Error Control Systems for Digital Communication and Storage,” Prentice Hall, 1995.
[13]G. Fettweis, M. Hassner, “A Combine Reed-Solomon Encoder and Syndrome Generator with Small Hardware Complexity,” Circuits and Systems, ISCAS 92 Proceedings, vol. 4, pp. 1871-1874, 1992.
[14]A. Raghupathy; K.J.R. Liu, “Algorithm-based low-power/high-speed Reed Solomon decoder design,” IEEE Transactions on Circuits and Systems II, Vol. 47, Issue: 11, pp. 1254 —1270, 2000.
[15]R. Blahut, “Theory and Practice of Error Control Codes,” Addison-Wesley Co., 1983.
[16]H. Lee, M.L. Yu, and L. Song, “VLSI Design of Reed-Solomon Decoder Architecture,” ISCAS 2000 Proceedings Circuits and Systems, pp. v-705-708, 2000.
[17]H.M. Shao, T.K. Truong, L.J. Deutsch, J.H. Yuen, I.S. Reed, “A VLSI Design of a Pipeline Reed-Solomon Decoder,” IEEE Trans. on Computers, vol. C-34, no. 5, May 1985.
[18]Po Tong, “A 40-Mhz Encoder-Decoder Chip Generated by a Reed-Solomon Code Compiler,” IEEE 1999 Proceedings, Custom Integrated Circuits Conference. pp. 13.5/1 -13.5/4, 1990.
[19]S. Kwon, H. Shin, “An Area-efficient VLSI Architecture of a Reed-Solomon Decoder/Encoder for Digital VCRS,” IEEE Trans on Consumer Electronics, vol. 43, no. 4, Nov 1997.
[20]J. C. Huang, C. M. Wu, M. D. Shieh, and C. H Wu, “An Area-Efficient Versatile Reed-Solomon Decoder for ADSL,” Circuits and Systems, 1999. ISCAS ''99, pp. 517-520, vol. 1, 1999.