近年來無線通訊快速的進步，應用於微波與毫米波頻段的接收機模組也日趨重要。為了使無線收發端得到低相位雜訊與低消耗功率的純淨訊號源，注入式鎖態除頻器已逐漸被應用於微波及毫米波上。在本論文中，我們將提出兩種不同形式的注入式鎖態除頻器的架構，再搭配差動注入訊號的方式，可提高輸入功率的大小來增加鎖態範圍的大小。並利用差動注入訊號的方式也能改善輸出功率平坦度的問題，使在電路應用上更加實用。
在本論文當中透過TSMC 0.18 μm CMOS 與WIN 0.5 μm GaAs E/D
mode pHEMT 的製程與精確的模擬，設計出應用於K/K-band、V-band 與U-band 等頻段的注入式鎖態除頻器，並實作出低相位雜訊、寬鎖態範圍、低功率消耗與寬輸出功率平坦度的注入式鎖態除頻器。此外，我們將應用K/Ka-band 的注入式鎖態除頻器整合於頻率合成器當中，並且當調整可程式除頻器的除數時，在振盪器的頻率可調範圍內可以產生四個不同的頻率輸出。

As the wireless communications are rapidly progressing, the microwave and the millimeter-wave transceivers are the essential modules in the wireless
communications. In order to obtain a pure signal source, the outstanding phase noise and low power consumption characteristics are always demanded for wireless transceivers. The injection-locked dividers have been demonstrated and realized in the microwave and the millimeter-wave applications.In this thesis, we proposed two different types of injection-locked dividers, which used the differential injecting signal to improve the bandwidth of locking range with increasing input power. Moreover, using the differential signal could also obtain flatter output power. This makes more realistic for integration circuit
applications.
In this thesis, the injection-locked dividers have been achieved for K/Ka and V band applications fabricated by TSMC 0.18μm CMOS, and for Q-band application fabricated by WIN 0.5μm GaAs E/D mode pHEMT process. The implemented injection-locked dividers have low phase noise, wide locking range,low power consumption, and flat output power performance through designed and extensive simulation. In addition, a K/Ka-band injection-locked divider has been integrated in a frequency synthesizer, which could show four different frequencies with adjusting the programmable divider among the VCO tuning range.

[01] Jri Lee, Mingchung Liu, and Huaide Wang, "A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology," IEEE Journal of Solid-State Circuits, vol.43, no.6, pp.1414-1426, June 2008
[02] Changhua Cao, Yanping Ding, and O, K.K., "A 50-GHz Phase-Locked Loop in 0.13-μ m CMOS," IEEE Journal of Solid-State Circuits, vol.42, no.8, pp.1649-1656, Aug. 2007
[03] U. Singh, and M.M. Green, "High-frequency CML clock dividers in 0.13-μm CMOS operating up to 38 GHz," IEEE Journal of Solid-State Circuits, vol.40, no.8, pp. 1658-1661, Aug. 2005
[04] U. Singh, and M. Green, "Dynamics of high-frequency CMOS dividers," IEEE International Symposium on Circuits and Systems, vol.5, no., pp. V-421-V-424 vol.5, 2002
[05] S. Kudszus, Haydl, and W.H., M. Neumann, A. Hulsmann, "94/47 GHz regenerative frequency divider MMIC with low conversion loss," GaAs Integrated Circuit Symposium, 21st Annual , vol., no., pp.233-236, 1999
[06] H.R. Rategh, and T.H. Lee, "Superharmonic injection-locked frequency dividers," IEEE Journal of Solid-State Circuits, vol.34, no.6, pp.813-821, Jun 1999
[07] M. Tiebout, "A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider," IEEE Journal of Solid-State Circuits, vol.39, no.7, pp. 1170-1174, July 2004
[08] X. Zhang, X. Zhou, and A.S Daryoush, "A theoretical and experimental study of the noise behavior of subharmonically injection locked local oscillators," IEEE Trans. on Microwave Theory and Tech. vol.40, no.5, pp.895-902, May 1992
[09] B. Razavi, "A study of injection locking and pulling in oscillators," IEEE Journal of Solid-State Circuits, vol.39, no.9, pp. 1415-1424, Sept. 2004
[10] Tang-Nian Luo, and Chen, Y.-J.E., "A 0.8-mW 55-GHz Dual-Injection-Locked CMOS Frequency Divider," IEEE Trans. on Microwave Theory and Tech. vol.56, no.3, pp.620-625, March 2008
[11] F. Ellinger, L.C. Rodoni, G. Sialm, C. Kromer, G. von Buren, M.L. Schmatz, C. Menolfi, T. Toifl, T. Morf, M. Kossel, and H. Jackel, "30-40-GHz drain-pumped passive-mixer MMIC fabricated on VLSI SOI CMOS technology," IEEE Trans. on Microwave Theory and Tech. vol.52, no.5, pp. 1382-1391, May 2004
[12] L.J. Paciorek, "Injection locking of oscillators," Proceedings of the IEEE , vol.53, no.11, pp. 1723-1727, Nov. 1965
[13]J. C. Chien, and L. H. Lu, “40 GHz Wide-Locking-Range Regenerative Frequency Divider and Low-Phase-Noise Balanced VCO in 0.18 μm CMOS,＂ ISSCC Dig. Tech. papers, pp. 544- 545, Feb. 2007.
[14] ]Chi-Hsueh Wang, Chung-Chun Chen, Ming-Fong Lei, Mei- Chen Chuang, and Huei Wang, “A 66-72 GHz Divide-by-3 Injection-Locked Frequency Divider in 0.13-μm CMOS Technology,” IEEE ASSIC papers, Nov.2007.
[15]Y. H. Wong, W. H. Lin, J. H. Tasi, and T. W. Huang, “A 50-to- 62 GHz Wide-Locking-Range CMOS Injection-Locked Frequency Divider with Transformer Feedback,” IEEE Radio Frequency Integrated Circuit Conf., pp.435-438, Jun. 2008.
[16] Jinho Jeong, and Youngwoo Kwon, "V-band harmonic injection-locked frequency divider using cross-coupled FETs," IEEE Microwave and Wireless Components Letters, vol.14, no.10, pp. 457-459, Oct. 2004
[17] Jinho Jeong, and Youngwoo Kwon, "Injection-locked push-pull oscillator at 72 GHz band using cross-coupled HEMTs," Microwave Conference, 2003. 33rd European , vol.2, no., pp. 587-590 vol.2, 7-9 Oct. 2003
[18] Jri Lee, and B. Razavi , "A 40-GHz frequency divider in 0.18-μm CMOS technology," VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp. 259-262, 12-14 June 2003
[19]Qun Gu, Zhiwei Xu, and M.-C.F. Chang, "A Wide Locking Range and Low Power V-band Frequency Divider in 90nm CMOS," VLSI Circuits, 2007 IEEE Symposium on , vol., no., pp.266-267, 14-16 June 2007
[20] Ken Yamamoto , and Minoru Fujishima, " 55GHz CMOS Frequency Divider with 3.2GHz Locking Range, " in Proc.30th Eur. Solid-State Circuits Conf.,Sep.2004,pp.135-138
[21] Marc Tiebout, "A CMOS Direct Injection-Locked Oscillator Topology as High-Frequency Low-Power Frequency Divider, "IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 1170–1174, Mar. 2005.
[22] Yi-Jan Emery Chen, Shuen-Yin Bai, Tang-Nian Luo, Yueh-Hua Yu, and Deukhyoun Heo, "A wide operation range CMOS frequency divider for 60GHz dual-conversion receiver," Radio Frequency Integrated Circuits (RFIC) Symposium, 2006 IEEE , vol., no., pp.4 pp.-, 11-13 June 2006
[23] 射頻所項迴路IC設計 作者: 高曜煌, 出版社:滄海書局
[24] PLL頻率合成器與鎖相電路設計 譯者: 何中庸, 出版社:全華科技圖書股份有限公司
[25] 數位式PLL頻率合成器 作者: 陳英亮, 出版社:超級科技圖書股份有限公司
[26] PLL電路設計及應用 譯者: 宋國明, 出版社:全華科技圖書股份有限公司
[27] 高頻通信電路設計 振盪電路相鎖環路及頻率合成 作者: 袁杰, 出版社: 全華科技圖書股份有限公司
[28] Hsieh-Hung Hsieh, Ying-Chih Hsu, and Liang-Hung Lu, "A 15/30-GHz Dual-Band Multiphase Voltage-Controlled Oscillator in 0.18- μm CMOS," Microwave Theory and Techniques, IEEE Transactions on , vol.55, no.3, pp.474-483, March 2007
[29] Ja-Yol Lee, Sang-Heung Lee, Haecheon Kim, and Hyun-Kyu Yu, "A 28.5–32-GHz Fast Settling Multichannel PLL Synthesizer for 60-GHz WPAN Radio," IEEE Trans. on Microwave Theory and Tech. vol.56, no.5, pp.1234-1246, May 2008
[30] Lan-Chou Cho, Chihun Lee, and Shen-Iuan Liu, "A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13- μm CMOS Technology," IEEE Journal of Solid-State Circuits, vol.42, no.6, pp.1261-1270, June 2007
[31] 微波積體電路設計 作者:賴永齡、黃建彰、邱煥凱
[32]G.. Le Grand de Mercey, "A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs," Solid-State Circuits Conference, 2003. ESSCIRC ''03. Proceedings of the 29th European , vol., no., pp. 489-492, 16-18 Sept. 2003
[33] A.W.L. Ng, and H.C. Luong, "A 1-V 17-GHz 5-mW CMOS Quadrature VCO Based on Transformer Coupling," IEEE Journal of Solid-State Circuits, vol.42, no.9, pp.1933-1941, Sept. 2007
[34] M. Tormanen, and H. Sjoland, "A 26-GHz LC-QVCO in 0.13-mm CMOS," Asia-Pacific Microwave Conference, vol., no., pp.1-4, 11-14 Dec. 2007
[35] Won-Hyo Lee, Jun-Dong Cho, and Sung-Dae Lee, "A high speed and low power phase-frequency detector and charge-pump ," Design Automation Conference, 1999. Proceedings of the ASP-DAC ''99. Asia and South Pacific , vol., no., pp.269-272 vol.1, 18-21 Jan 1999