| 研究生: |
郭家銘 Chia-ming Kuo |
|---|---|
| 論文名稱: |
應用於視訊縮放與影像插補的非等向機率神經網路 Anisotropic Probabilistic Neural Network for Image Interpolation and Video Scaling |
| 指導教授: |
陳慶瀚
Ching-Han Chen |
| 口試委員: | |
| 學位類別: |
博士 Doctor |
| 系所名稱: |
資訊電機學院 - 資訊工程學系 Department of Computer Science & Information Engineering |
| 論文出版年: | 2013 |
| 畢業學年度: | 102 |
| 語文別: | 英文 |
| 論文頁數: | 104 |
| 中文關鍵詞: | 非等向性 、類神經網路 、粒子群最佳化 、參數估測 、插補 |
| 外文關鍵詞: | Anisotropic, Neural networks, Particle swarm optimization, Parameter estimation, Interpolation |
| 相關次數: | 點閱:15 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
為了高解析度顯示的需求,本論文提出了一個基於非等向性機率神經網路的影像插補方法。非等向性機率神經網路可針對平滑、銳利不同的影區域調整平滑參數並同時考慮影像邊緣方向。一個單神經元的模型被用來估測出適當的平滑參數用於非等向性機率神經網路插補。單神經元的模型參數則透過粒子群最佳化(PSO)方法來求得。實驗的結果顯示出本論文提出的方法在影像邊緣的區域得到好的銳利度表現,在平滑的區域同時具有雜訊抑制的效果。
在嵌入式系統中進行即時的影像插補,本論文提出了一個硬體化的非等向性機率神經網路實現在FPGA上。本文使用VHDL硬體描述語言來實現非等向性機率神經網路,並且採用定點小數進行數值運算。在非等向性機率神經網路影像插補的應用中,硬體化的非等向性機率神經網路被嵌入式處理器視為一個運算加速器。比較軟體與硬體非等向性機率神經網路實現的結果,硬體實現的影像品質與軟體實現結果維持低失真,具備FPGA運算加速器的嵌入式處理器讓運算時間快了158倍。
非等向性機率神經網路的視訊插補器使用管線化架構提高了處理能力。為了對應各種可能的輸入與輸出設定,視訊插補器藉由一個非同步FIFO使輸入與輸出可以使用不同的clock。實現在FPGA上的非等向性機率神經網路的視訊插補器其輸出最高頻率為79.64MHz,輸入最高頻率為76.96MHz。當輸入與輸出頻率在62.21MHz時,視訊插補器在每秒產生30影像的情形下支援最大輸出與輸入的解析度為1920*1080。
For the reason that the demand of high resolution display, this dissertation proposes a novel image interpolation method based on an anisotropic probabilistic neural network (APNN). This APNN interpolation method adjusts the smoothing parameters for varied smooth/edge regions, and considers edge direction. For the optimization of smoothness/sharpness, a single neuron, with particle swarm optimization (PSO) algorithm, is used for the adaptive estimation of APNN’s parameters at each image pixel. The experimental results demonstrate that the proposed method achieves better sharpness enhancement at edge regions, and reveals the noise reduction at smooth region.
Image interpolation requires real-time interpolating to be realized in an embedded system. This study proposes an approach to implement an APNN based on FPGA to interpolate images. The APNN layers were designed with fixed-point arithmetic-employing, synthesizable, VHDL code for FPGA implementation. The FPGA-based APNN was taken as an accelerator of embedded processor, which can be an effective computation module for APNN image interpolation. Both software-based and FPGA-based image interpolation were implemented and evaluated using an APNN. Experimental results showed that the FPGA implementation was approximately 158 times faster than that of the embedded processor with lower loss quality.
Pipeline architecture is used in video scaler to increase the throughput. The lookup table method is used to replace single neuron in estimation of smoothing parameter to improve the speed of operation. To support the many possibilities of input and output configurations, the video scaler with separate clock domains using asynchronous FIFO buffer. For the FPGA, the clock frequency report showed the APNN interpolation output maximum frequency is 79.64MHz. The critical frequency is 76.96MHz for the modules produce the inputs of APNN. While input and output frequency are at 62.21 MHz, the max input and output rectangle size is 1920x1080 to produces video at 30 frames per second (FPS).
[1] P. Thevenaz, T. Blu, and M. Unser, "Interpolation revisited," Ieee Transactions on Medical Imaging, vol. 19, pp. 739-758, Jul 2000.
[2] T. M. Lehmann, C. Gonner, and K. Spitzer, "Survey: Interpolation methods in medical image processing," Ieee Transactions on Medical Imaging, vol. 18, pp. 1049-1075, Nov 1999.
[3] R. Keys, "Cubic convolution interpolation for digital image processing," Acoustics, Speech and Signal Processing, IEEE Transactions on, vol. 29, pp. 1153-1160, 1981.
[4] D. Q. Dai, T. M. Shih, and F. T. Chau, "Polynomial preserving algorithm for digital image interpolation," Signal Processing, vol. 67, pp. 109-121, May 1998.
[5] T. M. Lehmann, C. Gonner, and K. Spitzer, "Addendum: B-spline interpolation in medical image processing," Medical Imaging, IEEE Transactions on, vol. 20, pp. 660-665, 2001.
[6] X. Li and M. T. Orchard, "New edge-directed interpolation," Ieee Transactions on Image Processing, vol. 10, pp. 1521-1527, Oct 2001.
[7] S. Battiato, G. Gallo, and F. Stanco, "A locally adaptive zooming algorithm for digital images," Image and Vision Computing, vol. 20, pp. 805-812, Sep 1 2002.
[8] F. Arandiga, R. Donat, and P. Mulet, "Adaptive interpolation of images," Signal Processing, vol. 83, pp. 459-464, Feb 2003.
[9] S. Battiato, G. Gallo, and F. Stanco, "Smart interpolation by anisotropic diffusion," in Image Analysis and Processing, 2003.Proceedings. 12th International Conference on, 2003, pp. 572-577.
[10] Y. J. Cha and S. Kim, "Edge-forming methods for color image zooming," Ieee Transactions on Image Processing, vol. 15, pp. 2315-2323, Aug 2006.
[11] X. J. Zhang and X. L. Wu, "Image interpolation by adaptive 2-D autoregressive modeling and soft-decision estimation," Ieee Transactions on Image Processing, vol. 17, pp. 887-896, Jun 2008.
[12] S. Mallat and G. S. Yu, "Super-Resolution With Sparse Mixing Estimators," Ieee Transactions on Image Processing, vol. 19, pp. 2889-2900, Nov 2010.
[13] H. Kim, Y. Cha, and S. Kim, "Curvature Interpolation Method for Image Zooming," Ieee Transactions on Image Processing, vol. 20, pp. 1895-1903, Jul 2011.
[14] C.-H. Chen, C.-M. Kuo, T.-K. Yao, and S.-H. Hsieh, "Anisotropic Probabilistic Neural Network for Image Interpolation," Journal of Mathematical Imaging and Vision, pp. 1-11, 2013/02/15 2013.
[15] D. F. Specht, "Probabilistic neural networks for classification, mapping, or associative memory," in Neural Networks, 1988., IEEE International Conference on, 1988, pp. 525-532 vol.1.
[16] D. Sridhar and I. V. Murali Krishna, "Brain Tumor Classification using Discrete Cosine Transform and Probabilistic Neural Network," in Signal Processing Image Processing & Pattern Recognition (ICSIPR), 2013 International Conference on, 2013, pp. 92-96.
[17] D. Sridhar and I. M. Krishna, "Face image classification using combined classifier," in Signal Processing Image Processing & Pattern Recognition (ICSIPR), 2013 International Conference on, 2013, pp. 97-102.
[18] G. Minchin and A. Zaknich, "A design for FPGA implementation of the probabilistic neural network," in Neural Information Processing, 1999. Proceedings. ICONIP '99. 6th International Conference on, 1999, pp. 556-559 vol.2.
[19] N. Aibe, M. Yasunaga, I. Yoshihara, and J. H. Kim, "A probabilistic neural network hardware system using a learning-parameter parallel architecture," in Neural Networks, 2002. IJCNN '02. Proceedings of the 2002 International Joint Conference on, 2002, pp. 2270-2275.
[20] B. Nan, T. Hamamoto, T. Tsuji, and O. Fukuda, "FPGA implementation of a probabilistic neural network for a bioelectric human interface," in Circuits and Systems, 2004. MWSCAS '04. The 2004 47th Midwest Symposium on, 2004, pp. iii-29-32 vol.3.
[21] K. Shima and T. Tsuji, "FPGA Implementation of a Probabilistic Neural Network Using Delta-Sigma Modulation for Pattern Discrimination of EMG Signals," in Complex Medical Engineering, 2007. CME 2007. IEEE/ICME International Conference on, 2007, pp. 402-407.
[22] Y. Yamaguchi, M. Yasunaga, K. Hayashi, N. Aibe, Y. Yamamoto, and I. Yoshihara, "A bio-inspired tracking camera system," Artificial Life and Robotics, vol. 11, pp. 128-134, 2007/01/01 2007.
[23] O. Polat and T. Yildirim, "FPGA implementation of a General Regression Neural Network: An embedded pattern classification system," Digital Signal Processing, vol. 20, pp. 881-886, May 2010.
[24] Z. Xiaoping, Y. Longtao, W. Dong, and C. Yaowu, "FPGA Implementation of a Probabilistic Neural Network for Spike Sorting," in Information Engineering and Computer Science (ICIECS), 2010 2nd International Conference on, 2010, pp. 1-4.
[25] F. Zhou, J. Liu, Y. Yu, X. Tian, H. Liu, Y. Y. Hao, S. M. Zhang, W. D. Chen, J. H. Dai, and X. X. Zheng, "Field-programmable gate array implementation of a probabilistic neural network for motor cortical decoding in rats," Journal of Neuroscience Methods, vol. 185, pp. 299-306, Jan 15 2010.
[26] T. Acharya and P.-S. Tsai, "Computational foundations of image interpolation algorithms," Ubiquity, vol. 2007, pp. 1-17, 2007.
[27] W. K. Pratt, Digital Image Processing: PIKS Scientific Inside: Wiley, 2007.
[28] N. Software. Video Scaler. Available: http://www.nestsoftware.com/write-ups/DS_Video_Scaler_v1.0.pdf
[29] XILINX. (2013). LogiCORE IP Video Scaler. Available: http://www.xilinx.com/support/documentation/ip_documentation/v_scaler/v8_1/pg009_v_scaler.pdf
[30] S. H. Hsieh and C. H. Chen, "Adaptive image interpolation using probabilistic neural network," Expert Systems with Applications, vol. 36, pp. 6025-6029, Apr 2009.
[31] H. Sheng-Hsien, C. Ching-Han, and T. Yuan-Wei, "Adaptive edge enhancement based on anisotropic image interpolation," in Intelligent Control and Automation (WCICA), 2010 8th World Congress on, 2010, pp. 3286-3290.
[32] A. R. Rao, A taxonomy for texture description and identification: Springer-Verlag New York, Inc., 1990.
[33] M. T. Hagan, H. B. Demuth, and M. Beale, Neural network design: PWS Publishing Co., 1996.
[34] J. Kennedy, "The particle swarm: social adaptation of knowledge," in Evolutionary Computation, 1997., IEEE International Conference on, 1997, pp. 303-308.
[35] J. Kennedy and R. Eberhart, "Particle swarm optimization," in Neural Networks, 1995. Proceedings., IEEE International Conference on, 1995, pp. 1942-1948 vol.4.
[36] T. Kim-Han and P. Raveendran, "A survey of image quality measures," in Technical Postgraduates (TECHPOS), 2009 International Conference for, 2009, pp. 1-4.
[37] R. M. Kinape and M. F. Amorim, "A study of the most important image quality measures," in Engineering in Medicine and Biology Society, 2003. Proceedings of the 25th Annual International Conference of the IEEE, 2003, pp. 934-936 Vol.1.
[38] I. Begin and F. P. Ferrie, "Comparison of Super-Resolution Algorithms Using Image Quality Measures," in Computer and Robot Vision, 2006. The 3rd Canadian Conference on, 2006, pp. 72-72.
[39] Sample images. Available: http://www.freeimages.co.uk, http://www.freeimageslive.co.uk, and http://sipi.usc.edu/database
[40] I. O. f. S. T. C. Photography, ISO-12233:2000 - Photography: Electronic Still-picture Cameras - Resolution Measurements: ISO, 2000.
[41] P. D. Burns, "Slanted-Edge MTF for Digital Camera and Scanner Analysis," in Image Processing, Image Quality, Image Capture Systems Conference, 2000, pp. 135-138.
[42] Imatest. Available: http://www.imatest.com
[43] J. E. Volder, "The CORDIC Trigonometric Computing Technique," Electronic Computers, IRE Transactions on, vol. EC-8, pp. 330-334, 1959.
[44] S. F. Oberman and M. J. Flynn, "Division algorithms and implementations," Ieee Transactions on Computers, vol. 46, pp. 833-854, Aug 1997.
[45] Altera. (2012). Cyclone IV FPGA. Available: http://www.altera.com/literature/hb/cyclone-iv/cyiv-53001.pdf
[46] K. El Houari, B. Cherrad, and I. Zohir, "A software-hardware mixed design for the FPGA implementation of the real-time edge detection," in Systems Man and Cybernetics (SMC), 2010 IEEE International Conference on, 2010, pp. 4091-4095.
[47] N. Lawal, B. Thornberg, and M. O'Nils, "Power-aware automatic constraint generation for FPGA based real-time video processing systems," in Norchip, 2007, 2007, pp. 1-5.
[48] R. Harinarayan, R. Pannerselvam, M. M. Ali, and D. K. Tripathi, "Feature extraction of Digital Aerial Images by FPGA based implementation of edge detection algorithms," in Emerging Trends in Electrical and Computer Technology (ICETECT), 2011 International Conference on, 2011, pp. 631-635.
[49] A. P. Taylor, "How to Use the CORDIC Algorithm in Your FPGA Design," Xcell journal, pp. 50-55, 2012.
[50] R. Gutierrez, V. Torres, and J. Valls, "FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques," J. Syst. Archit., vol. 56, pp. 588-596, 2010.
[51] R. Andraka, "A survey of CORDIC algorithms for FPGA based computers," presented at the Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, Monterey, California, USA, 1998.
[52] F. Angarita, M. J. Canet, T. Sansaloni, A. Perez-Pascual, and J. Valls, "Efficient mapping of CORDIC algorithm for OFDM-based WLAN," Journal of Signal Processing Systems for Signal Image and Video Technology, vol. 52, pp. 181-191, Aug 2008.
[53] A. Muthuramalingam, S. Himavathi, and E. Srinivasan, "Neural network implementation using FPGA: issues and application," International Journal of Information Technology, vol. 4, pp. 86-92, 2008.
[54] M. Krips, T. Lammert, and A. Kummert, "FPGA implementation of a neural network for a real-time hand tracking system," in Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on, 2002, pp. 313-317.