跳到主要內容

簡易檢索 / 詳目顯示

研究生: 林豪澤
Hao-Tse Lin
論文名稱: 一種基於3GPP協議通道的64APSK調變等化器設計與硬體電路實現
An Equalizer Design and Hardware Circuit Implementation for 64APSK Modulation Based on 3GPP Channel Model
指導教授: 薛木添
Muh-Tian Shiue
口試委員:
學位類別: 碩士
Master
系所名稱: 資訊電機學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2025
畢業學年度: 114
語文別: 中文
論文頁數: 117
中文關鍵詞: 等化器決策回授等化器3GPP最小均根演算法64-APSK
外文關鍵詞: Equalizer, Decision Feedback Equalizer, 3GPP, Least Mean Square, 64-APSK
相關次數: 點閱:24下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 隨著無線通訊世代的演進與硬體技術的快速發展,無人載具(Unmanned Aerial
    Vehicle, UAV)在監控、災害應變、物流運輸及臨時中繼通訊等應用中展現高度潛力。
    特別是在5G 與未來6G 的發展背景下,UAV 在高頻(Ka-band)與寬頻場景下的通訊可
    靠性需求日益提升。然而,由於UAV 的飛行高度與環境高度動態,其無線通道特性易
    受多徑效應(Multipath Fading)與符號間干擾(Inter-Symbol Interference, ISI)影響,對
    系統效能造成重大挑戰。為解決此問題,本論文依據3GPP TR 38.901 標準,建立了符
    合Ka 頻段特性的模擬環境,並考慮TDL-A、TDL-B 與TDL-C 三種通道模型,模擬不
    同延遲擴展與能量分佈下的效能表現。
    在接收機架構方面,本研究提出並實現了一個基於決策回授等化器(Decision
    Feedback Equalizer, DFE)的設計,包含前饋等化器(Feedforward Equalizer, FFE)與回
    授等化器(Feedback Equalizer, FBE),分別對應消除pre-cursor 與post-cursor 之干擾。
    在演算法上,考慮通道為緩慢時變通道(slow fading),通道在相干時間(τc) 內保持
    不變,因此採用計算複雜度低、硬體實現簡單的Least Mean Square (LMS) 與其變體
    sign-LMS 作為適應演算法,以達成通道估測與等化器權重更新。此外,本研究亦針
    對64APSK 之軟性解調進行設計。利用64APSK 星座圖的象限對稱性,提出簡化LLR
    (Log-Likelihood Ratio)計算的演算法,相較於傳統的Log-MAP 演算法完全省去了取對
    數與指數的運算、減少了75% 的乘法運算與86% 的加減法運算,相較於Max-Log-MAP
    驗算法則減少了62.5% 的乘法運算與60.6% 的加減法運算。
    在硬體實現部分,本研究採用Transposed-form FIR 架構,以降低關鍵路徑延遲,並
    透過Time sharing 技術將組合邏輯電路的使用量壓縮至理論值的12.5%,大幅減少面積
    與功耗。在電路驗證階段,首先於SMIMS VeriEnterprise Xilinx FPGA 上進行功能驗證,
    隨後以TSMC 40 nm 製程完成晶片實作,晶片最高操作頻率達384.6 MHz,優於規格需
    求的320 MHz,證明該設計在效能與實用性上皆具備顯著優勢。


    Unmanned aerial vehicles (UAVs) have recently attracted considerable attention in applications
    such as surveillance, disaster response, logistics, and temporary relay communications.
    With the advancement of 5G and the emerging 6G era, the demand for reliable communication
    in Ka-band high-frequency and broadband scenarios has grown rapidly. However, UAV
    channels are strongly influenced by multipath fading and inter-symbol interference (ISI) due to
    dynamic flight altitudes and complex propagation environments, which significantly degrade
    system performance.
    To address these challenges, this thesis develops a simulation environment based on the
    3GPP TR 38.901 standard, considering TDL channel models to evaluate system behavior under
    different delay spreads and power distributions. A Decision Feedback Equalizer (DFE)
    is designed and implemented, which consists of a Feedforward Equalizer (FFE) and a Feedback
    Equalizer (FBE) to cancel pre-cursor and post-cursor interference, respectively. A lowcomplexity
    Least Mean Square (LMS) algorithm and its variant sign-LMS are applied for adaptive
    channel estimation and weight updating.
    In addition, this thesis proposes a soft-output demodulation method for 64APSK modulation.
    By exploiting constellation quadrant symmetry, the proposed approach simplifies log-likelihood
    ratio (LLR) computation, effectively reducing complexity while supporting both hard and soft
    decision decoding. For hardware realization, a Transposed-form FIR filter combined with a
    time-sharing technique , significantly lowering chip area and power consumption. Functional
    verification was implementation in TSMC 40-nm CMOS technology. The final chip achieves a
    maximum operating frequency of 384.6 MHz, exceeding the target specification of 320 MHz,
    thereby demonstrating both the efficiency and practicality of the proposed design.

    摘要. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iv Abstract . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v 致謝. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vi 目錄. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii 圖目錄. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . x 表目錄. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xiv 第一章緒論. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.1 背景. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.2 研究動機. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 1.3 論文貢獻. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.4 論文架構. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 第二章通道模型. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1 通道環境. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.2 TDL 模型. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 通道基頻等效模型. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 第三章等化器介紹. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.1 濾波器架構. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.2 等化器種類. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.2.1 線性等化器. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.2.2 非線性等化器. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.2.3 決策回授等化器(Decision Feedback Equalizer, DFE) . . . . . . . . . 19 3.3 適應性演算法. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.3.1 最小均根演算法(Least Mean Square,LMS) . . . . . . . . . . . . . . 21 3.3.2 符號決策最小均根演算法(Sign Least Mean Square, SLMS) . . . . . 25 第四章判決器演算法與架構. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 4.1 硬決策(Hard decision) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 4.2 軟決策(Soft decision) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 4.2.1 卷積碼編碼器(Convolution Encoder) . . . . . . . . . . . . . . . . . . 30 4.2.2 維特比解碼器(Viterbi Decoder) . . . . . . . . . . . . . . . . . . . . 31 4.2.3 Log-MAP algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 4.2.4 Max-Log-MAP algorithm . . . . . . . . . . . . . . . . . . . . . . . . 34 4.3 簡化方法(simplified method) . . . . . . . . . . . . . . . . . . . . . . . . . . 36 4.3.1 基本原理. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 4.3.2 演算法架構與步驟. . . . . . . . . . . . . . . . . . . . . . . . . . . 39 4.3.3 演算法實驗與結果. . . . . . . . . . . . . . . . . . . . . . . . . . . 40 4.3.4 結論. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 第五章系統架構與模擬結果. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 5.1 模擬環境. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 5.1.1 TDL-A 通道. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 5.1.2 TDL-B 通道. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 5.1.3 TDL-C 通道. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 5.2 系統架構. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 5.3 模擬結果. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 5.3.1 TDL-A 通道模擬結果. . . . . . . . . . . . . . . . . . . . . . . . . . 50 5.3.2 TDL-B 通道模擬結果. . . . . . . . . . . . . . . . . . . . . . . . . . 52 5.3.3 TDL-C 通道模擬結果. . . . . . . . . . . . . . . . . . . . . . . . . . 54 5.3.4 模擬結論. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 第六章電路架構與晶片實現. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 6.1 設計流程. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 6.2 硬體設計規格. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 6.3 等化器電路. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 6.3.1 複數乘法電路. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 6.3.2 sign-LMS 電路與Judgement 電路. . . . . . . . . . . . . . . . . . . 68 6.4 決策器電路. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 6.4.1 象限初始化映射模組. . . . . . . . . . . . . . . . . . . . . . . . . . 70 6.4.2 歐式距離計算. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 6.4.3 分組比較器陣列. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 6.4.4 LLR 生成與符號輸出模組. . . . . . . . . . . . . . . . . . . . . . . 71 6.5 定點數模擬分析. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 6.6 FFE 定點數模擬分析結果. . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 6.7 FBE 定點數模擬分析結果. . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 6.8 決策器定點數模擬分析結果. . . . . . . . . . . . . . . . . . . . . . . . . . 77 6.9 硬體模擬驗證. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 6.9.1 MATLAB 驗證. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 6.9.2 FPGA 驗證. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 6.9.3 晶片驗證. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 6.9.4 結果比較. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 6.10 晶片硬體設計結果. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 6.10.1 測試電路錯誤覆蓋率. . . . . . . . . . . . . . . . . . . . . . . . . . 91 6.10.2 晶片布局圖. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 6.10.3 晶片核心電路面積分布. . . . . . . . . . . . . . . . . . . . . . . . . 93 6.10.4 晶片核心電路功耗分布. . . . . . . . . . . . . . . . . . . . . . . . . 95 6.10.5 晶片規格與總結. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 第七章結論與未來展望. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 參考文獻. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

    [1] H. Shakhatreh, A. H. Sawalmeh, A. Al-Fuqaha, Z. Dou, E. Almaita, I. Khalil, N. S. Othman,
    A. Khreishah, and M. Guizani, “Unmanned Aerial Vehicles (UAVs): A Survey on
    Civil Applications and Key Research Challenges,” IEEE Access, vol. 7, pp. 48 572–48 634,
    2019.
    [2] A. A. Khuwaja, Y. Chen, N. Zhao, M.-S. Alouini, and P. Dobbins, “A Survey of Channel
    Modeling for UAV Communications,” IEEE Communications Surveys & Tutorials,
    vol. 20, no. 4, pp. 2804–2821, 2018.
    [3] C. Yan, L. Fu, J. Zhang, and J. Wang, “A Comprehensive Survey on UAV Communication
    Channel Modeling,” IEEE Access, vol. 7, pp. 107 769–107 792, 2019.
    [4] J. Senic, A. Bhardwaj, C. Gentile, D. Caudill, C. Lai, D. Senic, S. Y. Jun, J. Chuang,
    J. Wang, A. Bodi, R. Caromi, and N. Golmie, “Challenges for 5G and Beyond,” in 2022
    16th European Conference on Antennas and Propagation (EuCAP), 2022, pp. 1–5.
    [5] M. Mezzavilla, A. Rasteh, M. Zappe, E. Zappe, A. Dhananjay, and S. Rangan, “6G Prototyping
    in the Upper Mid-Band (7-24 GHz),” in 2025 IEEE Wireless Communications and
    Networking Conference (WCNC), 2025, pp. 1–3.
    [6] “ETSI TR 138 901 V18.0.0 (2024-05): 5G; Study on channel model for frequencies
    from 0.5 to 100 GHz (3GPP TR 38.901 version 18.0.0 Release 18),” ETSI, Tech. Rep.
    TR 138 901 V18.0.0, May 2024. [Online]. Available: https://www.etsi.org/deliver/etsi_
    tr/138900_138999/138901/18.00.00_60/tr_138901v180000p.pdf
    [7] B. S. Da Silva, B. R. X. R. Faria, F. P. A. Teixeira, and E. S. M. Da Silva, “User Equipment
    Power Consumption Analysis Under NLOS TDL Channel Models for 5G Communication,”
    in 2023 Workshop on Communication Networks and Power Systems (WCNPS),
    2023, pp. 1–6.
    [8] C. Belfiore and J. Park, “Decision feedback equalization,” Proceedings of the IEEE,
    vol. 67, no. 8, pp. 1143–1156, 1979.
    [9] W. Lee and F. Hill, “A maximum-likelihood sequence estimator with decision-feedback
    equalization,” IEEE Transactions on Communications, vol. 25, no. 9, pp. 971–979, 1977.
    [10] A. Redfern and G. Zhou, “A root method for volterra system equalization,” IEEE Signal
    Processing Letters, vol. 5, no. 11, pp. 285–288, 1998.
    [11] G. Kechriotis, E. Zervas, and E. Manolakos, “Using recurrent neural networks for adaptive
    communication channel equalization,” IEEE Transactions on Neural Networks, vol. 5,
    no. 2, pp. 267–278, 1994.
    [12] M. Zahid and Z. Meng, “Recent advances in neural network techniques for channel
    equalization: A comprehensive survey,” in 2018 International Conference on Computing,
    Electronics & Communications Engineering (iCCECE), 2018, pp. 178–182.
    [13] V. Trajkovic, P. Rapajic, and R. Kennedy, “Turbo dfe algorithm with imperfect decision
    feedback,” IEEE Signal Processing Letters, vol. 12, no. 12, pp. 820–823, 2005.
    [14] A. Fertner, “Improvement of bit-error-rate in decision feedback equalizer by preventing
    decision-error propagation,” IEEE Transactions on Signal Processing, vol. 46, no. 7, pp.
    1872–1877, 1998.
    [15] B. Widrow and S. D. Stearns, Adaptive Signal Processing. Englewood Cliffs: Prentice
    Hall, 1985.
    [16] D. Jones, “Learning characteristics of transpose-form lms adaptive filters,” IEEE
    Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39,
    no. 10, pp. 745–749, 1992.
    [17] Proakis, Digital Communications 5th Edition. McGraw Hill, 2007.
    [18] G. Forney, “The viterbi algorithm,” Proceedings of the IEEE, vol. 61, no. 3, pp. 268–278,
    1973.
    [19] B. Moision, “A truncation depth rule of thumb for convolutional codes,” in 2008
    Information Theory and Applications Workshop, 2008, pp. 555–557.
    [20] J. Bao, D. Xu, X. Zhang, and H. Luo, “Low-complexity De-mapping Algorithms for
    64-APSK Signals,” ETRI Journal, vol. 41, no. 3, pp. 308–315, 2019. [Online]. Available:
    https://onlinelibrary.wiley.com/doi/abs/10.4218/etrij.2017-0266

    QR CODE
    :::