雙閘極P通道無接面場效電晶體之模擬與分析｜國立中央大學博碩士論文系統

簡易檢索 / 詳目顯示

回結果列表

研究生：	辛信億 Hsin-Yi Hsin
論文名稱：	雙閘極P通道無接面場效電晶體之模擬與分析 Analysis and Simulation of Double-Gate P-Channel Junctionless MOSFET
指導教授：	蔡曜聰 Yao-Tsung Tsai
口試委員:
學位類別：	碩士 Master
系所名稱：	資訊電機學院 - 電機工程學系 Department of Electrical Engineering
論文出版年：	2013
畢業學年度：	101
語文別：	中文
論文頁數：	42
中文關鍵詞：	無接面、無接面場效電晶體、雙閘極P通道無接面場效電晶體
外文關鍵詞：	Junctionless, Junctionless MOSFET, Double-Gate P-Channel Junctionless MOSFET
相關次數：	點閱：6 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

在本篇論文中，首先介紹無接面電晶體的基本操作原理與優點，我們利用二維元件模擬來模擬無接面電晶體元件內部的電位分佈，並且可由電位分佈看出空乏區從未導通到聚積的變化，我們同時利用Poisson’s equation推導出臨限電壓公式與空乏層大小，再利用空乏層大小推導出電流公式，並且將此推導結果與我們利用二維元件模擬器得到的模擬結果做比較，以及我們改變各項參數來觀察對臨限電壓與汲極電流的影響，最後我們在模擬CMOS無接面電晶體在短通道下的開關特性，並且討論無接面電晶體在次臨限區域時，其次臨限擺幅與傳統場效電晶體的比較。

In the thesis, at first we introduce the basic operating principles and advantages of the junctionless transistor. We use the two-dimensional device simulation to simulate the potential distribution of the junctionless transistor and then we get the variation of depletion region from turn-off to accumulation. We try to derive the threshold voltage and depletion layer thickness equation from Poisson’s equation, and furthermore figure out the drain current equation. We compare the equations with the result obtained by 2D numerical device simulation, and we change the parameters to observe effects of threshold voltage and drain current. At last, we simulate the switching characteristics of the short channel CMOS junctionless transistor. We compare the subthreshold swing of the junctionless transistor with a normal transistor in subthreshold region.

摘要 .....................................................I Abstract ................................................II目錄 ....................................................III
圖目錄 ...................................................IV
表目錄 ...................................................VI
第一章 簡介.................................................1
第二章 雙閘極P通道無接面MOSFET之基本特性介紹.....................3
2-1二維等效模擬電路 .........................................3
2-2元件結構 ................................................3
2-3操作原理 ................................................4
2-4研究動機 ................................................8
第三章 雙閘極P通道無接面MOSFET公式推導與模擬....................11
3-1元件設計參考架構圖 .......................................11
3-2臨限電壓推導 ............................................11
3-3空乏層大小推導 ..........................................14
3-4模擬驗證臨限電壓 ........................................15
3-5臨限電壓之調變 ..........................................16
3-6電位分佈圖. ............................................20
3-7 I-V特性模擬 ...........................................23
3-8 I-V特性推導與驗證 ......................................26
第四章 CMOS無接面電晶體特性模擬. .............................31
4-1 CMOS無接面電晶體元件結構.................................31
4-2 基本特性模擬. ..........................................32
4-3 次臨界特性. ...........................................34
4-4 CMOS無接面電晶體輸出入轉換特性............................36
第五章 結論................................................39
參考文獻...................................................41
                                

[1] J.T. Park, J.P. Colinge, and C. H. Diaz,“Pi‐Gate SOI MOSFET,＂IEEE Electron Devices Letters, VOL. 22, no. 8, August 2001
[2] J.P.Colinge, M. H. Gao, A. Romano, H. Me and C. Claeys, “Silicon‐on‐Insulator Gate‐All‐Around MOS Device,＂IEEE Transaction on Electron Devices, 1990, PP.137‐138.
[3] J.-P. Colinge, C.-W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, “Nanowire transistors without junctions,” Nature Nanotechnology, vol. 5, no. 3, pp.225-229, 2010.
[4] D. A. Neamen, “ Semiconductor physics and devices, ”3rd ed, McGraw-Hill
Companies Inc., p485~p487, 2005.
[5] Yuan Taur, H.-P. Chen, Wei Wang, Shih-Hsien Lo, and C. Wann, “On–Off Charge–Voltage Characteristics and Dopant Number Fluctuation Effects in Junctionless Double-Gate MOSFETs,” IEEE Transaction on Electron Devices, vol. 59, no. 3, pp.863-866, 2012.
[6] S. M. Sze, “Semiconductor Device：Physics and Technology” Edition, Chapter 6, Wiley & Sons Inc, 2002.
[7] G. Baccarani et al, “A Compact Double-Gate MOSFET Model Comprising Quantum-Mechanical and Nonstatic Effects,” IEEE Transaction on Electron Devices, vol. 46, no. 8, pp.1656-1666, 1999.
[8] Zhuojun Chen, Yongguang Xiao, Minghua Tang, Ying Xiong, Jianqiang Huang, Jiancheng Li, Xiaochen Gu, and Yichun Zhou, “Surface-Potential- Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs,” IEEE Transaction on Electron Devices, vol. 59, no. 12,
42
pp.3292-3298, 2012.
[9] J.P. Duarte, Sung-Jin Choi, Dong-Il Moon, and Yang-Kyu Choi, “Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors,” IEEE Electron Device Letters, vol. 32, no. 6, pp.704-706, 2011.
[10] C.‐W. Lee, A. N. Nazarov, I. Ferain, N. Dehdashti Akhavan, R. Yan,P. Razavi, R.Yu, R. T. Doria, and J.‐P. Colinge, “Low subthreshold slopein junctionless Multigate transistors,” Appl. Phys. Lett., vol. 96, no. 10,p. 102 106, Feb. 2010.
[11] E.R.Hsieh and SteveS.Chung, “A New Type of Inverter with Junctionless (J-Less) Transistors,” Silicon Nanoelectronics Workshop (SNW) , pp.1-2, 2010

簡易檢索 / 詳目顯示

相關論文