| 研究生: |
顏健安 Yen-Chien An |
|---|---|
| 論文名稱: |
適用於OFDM系統下之通道模擬器研究與實現 Implementation of Configurable Mobile Multipath FadingChannel Emulator for OFDM System |
| 指導教授: |
陳逸民
Yih-Min Chen |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 通訊工程學系 Department of Communication Engineering |
| 畢業學年度: | 97 |
| 語文別: | 中文 |
| 論文頁數: | 98 |
| 中文關鍵詞: | Jakes 模型 、FPGA發展板 、Rayleigh衰減通道 、通道模擬器 、OFDM發射器 、循環字首 |
| 外文關鍵詞: | Rayleigh fading channel, Channel Emlator, OFDM transmitter, Cyclic prefix, FPGA development board, Jakes model |
| 相關次數: | 點閱:15 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本論文最主要的目的是在如何實現建構出具備簡便操作、高彈性的模擬參數範圍、通道效應逼真、成本降低等特點之通道模擬器,並利用Veilog硬體描述語言,實現在FPGA發展板。通道衰減模擬器為通訊系統在設計與認證上,所不可或缺的一項測試工具,其中Jakes 模型由於具備架構簡單、符合電波散射理論並且能夠呈現都卜勒偏移頻率效應等優點,而廣泛的被應用於Rayleigh 衰減通道的模擬。
在OFDM發射器,提出了一可行的OFDM調變方式的FPGA實現方法,並介紹IFFT與循環字首(Cyclic prefix)加入的具體電路。
This paper principal objective is discuess how can channel simulator include easier operation, more flexible parameter choices, more realistic channel effect, and lower cost, and use the Verilog Hardware Description Language to implement a multipath fading channel emulator on FPGA development board. Fading channel simulator is one of the most important testing equipments for the design and identification of communication systems. Jake’s model is widely used on the simulation of a Rayleigh fading channel.
In the OFDM Transmitter, an OFDM modulation structure based on FPGA is Presented.The circuits of IFFT and cyclic prefix joining are also present.
[1] ETSI EN 300 744, Digital Video Broadcasting (DVB); Framing structure, channel
coding and modulation for digital terrestrial television, European Standard.
[2] W. C. Jakes. “Microwave Mobile Communications” [M]. IEEE Press, Wiley
Interscience, 1994.
[3] T.S.Rappaport, “Wireless Communications-Principles and Practice”,2nd
Ed.,Prentice-Hall
[4] Lee,William C.Y., “Mobile Communication Design
[5] 林仁傑,”數位電視地面廣播系統之通道估測與等化器設計與實現”,中央大
學碩士論文。
[6] 施寶鎮,”高速移動環境下DVB-T 數位電視廣播之通道估測與等化”,中央大
學碩士論文。
[7] 王品君,” 適用於OFDM 系統之可變長度快速傅立葉轉換處理器設計與實現
”,中央大學碩士論文。
[8] Hu, Y.H.: “The Quantization effects of CORDIC algorithm,” IEEE Trans. Signal
Process., 1992, Vol.40, No. 4, pp. 834-844.
[9] Sang Yoon Park and Nam Ik Cho, “Fixed-point error analysis of CORDIC
processor base on the variance propagation formula,” IEEE Trans. on Circuits and
System, Vol. 51, No. 3, March 2004.
[10] G. Box and M. Muller, “A Note on the Generation of Random Normal Deviates,”
Annals Math. Statistics, vol. 29, pp. 610-611,1958.
[11] E.Boutillon,J.L. Danger,and A. Gazel, “Design of High Speed AWGN
Communication Channel Emulator” ,Analog IntegratedCircuits and Signal
Processing ,vol.34,no. 2,pp.127-155.
[12] Dong-U Lee,John D.Villasenor and Wayne .LUK, “A Hardware Gaussian Noise
Generator Using the Box-Muller Method and Its Error Analysis” ,IEEE
Trans.Computer,vol.55,NO.6,2006.
[13] P. L’Ecuyer, “Maximally Equidistributed Combined Tausworthe Generators,” Math.
Computation, vol. 65, no. 213, pp. 203-213, 1996.