使用穿矽穿孔 (TSV) 的三維整合技術是目前新興的電路設計技術。三維積
體電路利用矽穿孔將多層裸晶進行堆疊，就一般製造三維積體電路而言可以分為
兩個步驟：矽穿孔的成形與製造以及裸晶的堆疊。無論是在矽穿孔的製造或是堆
疊過程中都會產生新的錯誤機制，如何有效測診斷與修復提高矽穿孔與整體三維
積體電路良率是非常重要的。
本論文中第一部分針對電源與訊號矽穿孔提出一測試與診斷技術，可以有效
將矽穿孔中的電阻性開路與短路進行判別。提出的方法中針對電阻性開路可以達
到100 歐姆而短路部分可以達到40K 歐姆的精準度。本篇論文第二部分，我們
提出了一個矽穿孔內建延遲時間量測電路(BIDM)去量測矽穿孔本身造成的傳遞
延遲時間。這部份我們同時實作了晶片去驗證我們提出的內建自我量測電路功能。
經由量測結果可以觀察出BIDM 提供了18ps 的精準度，並且相較傳統游標尺量
測電路我們提出的改良電路可以減少18%的面積成本。最後在本篇論文中我們將
利用前面所提出的測試與量測方法進行兩種應用。利用矽穿孔測試方法提升整體
電源矽穿孔良率，以及BIDM 的量測結果搭配可程式化緩衝器達到低功耗設計。
由實驗結果可以發現當冗餘電源矽穿孔可以有效提升整體電源網絡的良率。另外
在功耗分析中可以發現訊號矽穿孔的功耗藉由調整適當緩衝器驅動能力可以有
效降低功率消耗並保持一定的時間限制。

Three-dimensional (3D) integration technology using through-silicon via (TSV) is one emerging integrated circuit (IC) technology. A 3D IC consists of multiple dies vertically connected by TSVs. The manufacturing process of a 3D IC can be roughly divided into two phases: die manufacturing including TSV forming and die stacking. Either the TSV forming or the die stacking may induce new failure mechanisms in the TSVs. Effective test, diagnosis and
repair techniques for TSVs thus are imperative for ensuring the quality and yield of the 3D ICs.
In the first part of this thesis, we propose a test and diagnosis scheme for power and signal TSVs. In addition to the testing of TSVs, the proposed diagnosis method can distinguish the resistive open faults from short faults of TSVs. It can detect open defect which resistance is larger than 100­ and short defect which resistance is larger than 40K­. In the second part of this thesis, we propose a built-in delay measurement (BIDM) method to measure the propagation delay through the signal TSVs. Also, the test chip is implemented to demonstrate the BIDM function. The proposed BIDM has the feature of high accuracy and low area cost. The measurement results of test chip show that the resolution of BIDM can reach 18ps. In comparison with a typical Vernier delay line, the proposed BIDM can achieve
18% area cost reduction. In the third part of this thesis, we introduce two applications of the proposed test method and BIDM for enhancing the yield power TSVs and minimizing the power consumption of signal TSVs. Simulation results show that the yield of power TSVs in the power delivery network can be improved by redundant power TSVs. Power analysis also shows that the power consumption of signal TSVs can be reduced by tuning the drivingcapability of programmable driver of TSVs when the number of the stacked dies not as many as expected, and delay time of TSVs still satisfies timing constraint.

[1] A.-C. Hsieh and T.-T. Hwang, “TSV redundancy: architecture and design issues in 3-D IC,” IEEE Trans. on VLSI Systems, vol. 20, no. 4, pp. 711–722, April 2012.
[2] C.-T. Lin and D.-M. Kwai, “3D stacked IC layout considering bomd pad density and doubling for manufacturing yield improvement,” in Proc. Int’l Symp. on Quality Electronic Design (ISQED), Mar. 2011, pp. 1–6.
[3] M. B. Healy and S. K. Lim, “Power delivery system architecture for many-tier 3D system,” in Proc. IEEE Electronic Components and Technology Conference, June. 2010,
pp. 1682–1688.
[4] E. J. Marinissen and Y. Zorian, “Testing 3D chips containing through-silicon vias,” in Proc. Int’l Test Conf. (ITC), Nov. 2009, pp. 1–11.
[5] E. J. Marinissen, “Challenges and energing solutions in testing TSV-based 21/2D- and 3D- stacked ICs,” in Proc. Conf. Design, Automation, and Test in Europe (DATE),
Mar. 2012, pp. 1277–1282.
[6] Y. Lou, Z. Yan, F. Zhang, and P. D. Franzon, “Comparing through-silicon-via void/pinhole defect self test methods,” Jour. of Electronic Testing: Theory and Applications,
vol. 28, no. 1, pp. 27–38, 2012.
[7] M. Wordeman, J. Silberman, G. Maier, and M. Scheuermann, “A 3D system prototype of an eDRAM cache stacked over processor-like logic using through-silicon-vias,” in
Proc. IEEE Solid-State Circuits Conference, Feb. 2012, pp. 186–187.
[8] K. Wang, H. Yu, B. Wang, and C. Zhang, “3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core
microprocessors,” in Proc. Conf. Design, Automation, and Test in Europe (DATE), March 2013, pp. 1643–1648.
[9] J.-W. You, S.-Y. Huang, Y.-H. Lin, M.-H. Tsai, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “In-situ method for TSV delay testing and characterization using input sensitivity
analysis,” IEEE Trans. on VLSI Systems, pp. 1–11, Mar. 2012.
[10] J.-W. You, S.-Y. Huang, Y.-H. Lin, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “Performance characterization of TSV in 3D IC via sensitivity analysis,” in Proc. IEEE Asian
Test Symp. (ATS), Dec. 2010, pp. 389–394.
[11] R. Datta, A. Sebastine, A. Raghunathan, and J. A. Abraham, “On-chip delay measurement for silicon debug,” in Proc. ACM Great Lakes Symp. on VLSI, 2004, pp. 145–148.
[12] R. Tayade and J. Abraham, “On-chip programmable capture for accurate path delay test and characterization,” in Proc. Int’l Test Conf. (ITC), Oct. 2008, pp. 1–10.
[13] J. Hatfield and S. Szczepanski, “A high-resolution CMOS time-to-digital converter utilizing a vernier delay line,” IEEE Jour. of Solid-State Circuits, vol. 35, no. 2, pp.
240–247, Feb. 2000.
[14] P. Levine and G. Roberts, “A high-resolution flash time-to-digital converter and calibration scheme,” in Proc. Int’l Test Conf. (ITC), Oct. 2004, pp. 1148–1157.
[15] E. Raisanen-Ruostsalainen, T. Rahkonen, and J. Kostamovaara, “A low-power CMOS time-to-digital converter,” IEEE Jour. of Solid-State Circuits, vol. 30, no. 9, pp. 984–
990, Sep. 1995.
[16] M.-C. Tsai, C.-H. Cheng, and C.-M. Yang, “An all-digital high-precision built-in delay time measurement circuit,” in Proc. IEEE VLSI Test Symp. (VTS), April 2008, pp. 249–254.
[17] K. P. Parker, “3D-IC defect investigation,” IEEE P1838 Defect Tiger Team, Tech. Rep., July 2012.
[18] S. Reda, G. Smith, and L. Smith, “Maximizing the functional yield of wafer-to-wafer 3-D integration,” IEEE Trans. on VLSI Systems, vol. 17, no. 9, pp. 1357–1362, Sept.
2009.
[19] R. Chatterjee, M. Fayolle, P. Leduc, S. Pozder, B. Jones, E. Acosta, B. Charlet, T. Enot, M. Heitzmann, M. Zussy, A. Roman, O. Louveau, S. Matrejean, D. Louis, N. Kernevez, N. Sillon, G. Passemard, V. Pol, V. Mathew, S. Garcia, T. Sparks, and Z. Huang, “Three dimensional chip stacking using a wafer-to-wafer integration,” in Proc. Int’l Test Conf. (ITC), June 2007, pp. 81–83.
[20] H.-T. Chen, H.-L. Lin, Z.-C. Wang, and T.-T. Hwang, “A new architecture for power network in 3D IC,” in Proc. Conf. Design, Automation, and Test in Europe (DATE), Mar. 2011, pp. 1–6.
[21] M. B. Healy and S. K. Lim, “Power-supply-network design in 3D integrated systems,”in Proc. Int’l Symp. on Quality Electronic Design (ISQED), March 2011, pp. 1–6.
[22] N.-H. Khan, S. Alam, and Hassoun, “System-level comparison of power delivery design for 2D and 3D ICs,” in Proc. IEEE Int. Conf. 3D System Integration, no. 1, 2009, pp. 1–7.
[23] X. C.Wei, Z. Z. Oo, E.-X. Liu, and E.-P. Li, “Power integraty analysis of TSV based 3-D integrated circuits,” in Proc. Int’l Symp. on Microwave and Millimeter Wave Technology (ICMMT), March 2012, pp. 1–4.
[24] P.-W. Luo, T. Wang, C.-L. Wey, L. C. Cheng, B.-L. Sheu, and Y. Shi, “Reliable power delivery system design for three-dimesional integrated circuits (3D IC),,” in Proc. IEEE Cociety Annual on Symp. on VLSI, Aug. 2012, pp. 356–361.
[25] M. Tsai, A. Klooz, A. Leonard, J. Appel, and P. Franzon, “Through silicon via (TSV) defect/pinhole self test circuit for 3D-IC,” in Proc. IEEE Int. Conf. 3D System Integration, Sept. 2009, pp. 1–8.
[26] S. Kannan, B. Kim, and B. Ahn, “Fault modeling and multi-tone dither scheme for testing 3D TSV defects,” Jour. of Electronic Testing: Theory and Applications, vol. 28, no. 1, pp. 39–51, Feb. 2012.
[27] P.-Y. Chen, C.-W. Wu, and D.-M. Kwai, “On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding,” in Proc. IEEE VLSI Test Symp. (VTS), April 2010, pp. 263–268.
[28] B. Noia and K. Chakrabarty, “Identification of defective tsvs in pre-bond testing of 3D ICs,” in Proc. IEEE Asian Test Symp. (ATS), Aug. 2011, pp. 187–194.
[29] F. Ye and K. Chakrabarty, “TSV open defects in 3D integrated circuits: Characterization, test, and optimal spare allocation,” in Proc. ACM/IEEE Design Automation Conference (DAC), June. 2012, pp. 1024–1030.
[30] I. Loi, F. Angiolini, S. Fujita, S. Mitra, and L. Benini, “Characterization and implementation of fault-tolerant vertical links for 3-D networks-on-chip,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 1, pp. 124–134, Jan. 2011.
[31] K. Guruprasad, S. Micheele, K. M. De Meyer, and W. Dehaene, “Electrical modeling and characterization of through silicon via for three-dimensional ICs,” IEEE Trans. on Electron Devices, vol. 57, no. 1, pp. 256–262, Jan. 2010.
[32] P.-Y. Chen, C.-W.Wu, and D.-M. Kwai, “On-chip TSV testing for 3D IC before bonding using sense amplification,” in Proc. IEEE Asian Test Symp. (ATS), Nov. 2009, pp. 450–455.
[33] M. Cho, C. Liu, D. H. Kim, S. K. Lim, and S. Mukhopadhyay, “Pre-bond and post-bond test and signal recovery structure to characterize and repair TSV defect induced signal degradation in 3-D system,” IEEE Tran. on Components, Packaging and Manufacturing Technology (TCPMT), vol. 1, no. 11, pp. 1718–1727, Nov. 2011.
[34] S. Deutsch and K. Chakrabarty, “Non-ivasive pre-bond TSV test using ring oscillators and multiple voltage level,” in Proc. Conf. Design, Automation, and Test in Europe
(DATE), March 2013, pp. 1065–1070.
[35] S.-Y. Huang, Y.-H. Lin, K.-H. Tsai, W.-T. Cheng, S. Sunter, Y.-F. Chou, and D.- M. Kwai, “Small delay testing for TSVs in 3-D ICs,” in Proc. ACM/IEEE Design Automation Conference (DAC), June 2012, pp. 1031–1036.
[36] Y.-J. Huang, J.-F. Li, J.-J. Chen, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “A built-in self-test scheme for the post-bond test of TSVs in 3D ICs,” in Proc. IEEE VLSI Test
Symp. (VTS), May 2011, pp. 20–25.
[37] Y.-J. Huang, J.-F. Li, and C.-W. Chou, “Post-bond test techniques for TSVs with crosstalk faults in 3D ICs,” in Proc. IEEE Int’l Symp. on VLSI Design, Automation, and Test (VLSI-DAT), April 2012, pp. 1–4.
[38] Y.-H. Lin, S.-Y. Huang, K.-H. Tsai, and W.-T. Cheng, “Programmable leakage test and binning for TSVs,” in Proc. IEEE Asian Test Symp. (ATS), Nov. 2012, pp. 43–48.
[39] Y.-H. Lin, S.-Y. Huang, K.-H. Tsai, W.-T. Cheng, S. Sunter, Y.-F. Chou, and D.-M. Kwai, “Parametric delay test of post-bond through-silicon vias in 3-D ICs via variable
output thresholding analysis,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 5, pp. 737–747, May 2013.
[40] Y.-J. Huang and J.-F. Li, “Built-in self-repair scheme for the TSVs in 3-D ICs,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 10,
pp. 1600–1613, Oct. 2012.
[41] C.-C. Chi, C.-W. Wu, M.-J. Wang, and H.-C. Lin, “3D-IC interconnection test, diagnosis, and repair,” in Proc. IEEE VLSI Test Symp. (VTS), May 2013, pp. 118–122.
[42] L. Jiang, Q. Xu, and B. Eklow, “On effective through-silicon via repair for 3-D-stacked IC,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 4, pp. 559–571, April 2013.
[43] N. Sturcken, E. O’sullivan, N. Wang, P. Herget, B. Webb, L. Romankiw, M. Petracca, R. Davies, R. Fontana, G. Decad, I. Kymissis, L. Peterchev, A.V. Carloni, W. Grallagher, and K. Shepard, “A 2.5 D integrated voltage regulator using coupled-magneticcore inductors on silicon interposer,” vol. 48, no. 1, pp. 244–254, 2013.
[44] Y.-H. Lin, S.-Y. Huang, K.-H. Tsai, W.-T. Cheng, and S. Stephen, “A unified method for parametric fault characterization of post-bond TSVs,” in Proc. Int’l Test Conf. (ITC), Nov. 2012, pp. 1–10.
[45] M. Abas, G. Russell, and D. Kinniment, “Built-in time measurement circuits – a comparative design study,” IET Jour. of Computer & Digital Techiniques, vol. 1, no. 2, pp.
87–97, Mar. 2007.
[46] K. Athikulwongse, A. Chakraborty, J.-S. Yang, D. Pan, and S. K. Lim, “Stress-driver 3D-IC placement with TSV keep-out zone and regularity,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), Nov. 2010, pp. 669–674.
[47] T. Hsu, K. Chiang, J.-Y. Lai, and Y.-P. Wang, “Electrical characterization of through silicon via (TSV) for high-speed memory application,” Proc. IEEE Electronic Manufacturing Technology Symposium (IEMT), pp. 1–5, Nov. 2008.
[48] A. Jain, A. Veggetti, D. Crippa, and P. Rolandi, “On-chip delay measurement circuit,” in Proc. IEEE European Test Symp. (ETS), May 2012, pp. 1–6.
[49] J. Maneatis and M. Horowitz, “Precise delay generation using coupled oscillators,” IEEE Jour. of Solid-State Circuits, vol. 28, no. 12, pp. 1273–1282, Dec. 1993.
[50] M.-J. Hsiao, J.-R. Huang, and T.-Y. Chang, “A built-in parametric timing measurement unit,” IEEE Design & Test of Computers, vol. 21, no. 4, pp. 322–330, July-Aug. 2004.
[51] M. Collins, B. Al-Hashimi, and P. Wilson, “On-chip timing measurement architecture with femtosecond resolution,” Electronics Letters, vol. 42, no. 9, pp. 528–530, April 2006.
[52] M. Collins, B. Al-Hashimi, and N. Ross, “A programmable time measurement architecture for embedded memory characterization,” in Proc. IEEE European Test Symp. (ETS), May 2005, pp. 128–133.
[53] P. Chen, S.-L. Liu, and J.Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 9, pp. 954–958, Sep. 2000.
[54] S. Ghosh, S. Bhunia, A. Raychowdhury, and K. Roy, “A novel delay fault testing methodology using low-overhead built-in delay sensor,” IEEE Trans. on Computer- Aided Design of Integrated Circuits and Systems, vol. 25, no. 12, pp. 2934–2943, Dec. 2006.
[55] X. Zhang, K. Ishida, H. Fuketa, M. Takamiya, and T. Sakurai, “On-chip measurement system for within-die delay variation of individual standard cells in 65-nm CMOS,”
IEEE Trans. on VLSI Systems, vol. 20, no. 10, pp. 1846–1880, Oct. 2012.
[56] JEDEC, “JEDEC wide I/O sigle data rate,” http://www.jedec.org/, Dec. 2011.
[57] C. Oh, H. Lee, D. Lee, H. Hwang, S. Hwang, B. Na, J. Moon, J.-W. Ryu, K. Park, S. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M.Jang, C. Han, J.-B. Lee, J. Choi, and Y.-H. Jun, “A 1.2V 12.8GB/s 2Gb mobil wide-I/O DRAM with 4*128 I/Os using TSV based stacking,” IEEE Jour. of Solid-State Circuits, vol. 47, no. 1, pp. 107–116, Jan. 2012.
[58] S. L. Wright, R. J. Polastre, H. Gan, L. P. Buchwalter, R. Horton, P. S. Andry, E. Sprogis, C. Patel, C. Tsang, J. U. Knickerbocker, J. R. Lloyd, A. Sharma, and M. S. Sri-
Jayantha, “Charaterization of micro-bump C4 interconnection for si-carrier SOP applications,” in Proc. IEEE Electronic Components and Technology Conference, July 2006, pp. 633–640.