| 研究生: |
劉冠伶 Kuan-Ling Liu |
|---|---|
| 論文名稱: |
嵌入式攝影機的軟硬體協同開發平台 Hardware/Software Collaborative Development Platform of Embedded Camera |
| 指導教授: |
陳慶瀚
Ching-Han Chen |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 資訊工程學系 Department of Computer Science & Information Engineering |
| 論文出版年: | 2017 |
| 畢業學年度: | 105 |
| 語文別: | 中文 |
| 論文頁數: | 103 |
| 中文關鍵詞: | 嵌入式攝影機 、FPGA 、微控制器 、軟硬體協同 、開發平台 、嵌入式 、攝影機 、中介軟體 |
| 外文關鍵詞: | embedded camera, hardware/doftware vollaborative, development platform |
| 相關次數: | 點閱:5 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
隨著機器視覺的進步,逐漸以機器取代人眼進行視覺檢測等應用,然而開發一嵌入式視覺應用過程複雜、耗時,且仰賴開發人員的技術能力,需耗費大量開發成本。本研究提出一個嵌入式攝影機的軟硬體協同開發平台,於微控制器中實作嵌入式影像處理中介軟體與Grafcet虛擬機器,於FPGA中實作取像與影像處理硬體加速器,兩者形成軟硬體協同處理器。最後結合PC端Grafcet圖形開發和驗證軟體,形成一個可開發嵌入式視覺應用的軟硬體協同開發平台。此開發平台中最為核心的模組為嵌入式影像處理中介軟體,其具有多種影像處理、分析方法,協助使用者開發視覺應用,且為Non-OS系統,使用的記憶體資源少、可移植性高。最後,以兩個嵌入式視覺應用開發案例,驗證本研究設計之嵌入式攝影機軟硬體開發平台,於開發視覺應用上具有快速開發且減少開發複雜度的優點,並且開發的視覺應用可獨立運作於嵌入式裝置中。
As machine vision advances, machines have gradually replaced human vision for visual inspection and other applications. However, developing an embedded visual application is complicated and time-consuming, and heavily dependent on professional capacity. This paper proposed a hardware/software collaborative development platform of embedded camera. This development platform includes hardware/software collaborative processor which is composed of microcontroller and FPGA, and PC software. This paper implements embedded image processing middleware and Grafcet virtual machine on microcontroller, and implements image capture and image processing hardware accelerator on FPGA. Then, we design a PC software which contains two function: development using Grafcet description language and verification of user design. In this paper, the core of development platform is embedded image processing middleware. This middleware includes many methods of image processing and image analysis to helps user develop vision applications. Moreover, the middleware is Non-OS system and thus it has the advantages of less memory usage and high portability. Finally, we verify this development platform through the two experiments of embedded vision application development. The result shows that the development platform features rapid development of vision applications and reduces complexity of development. Additionally, developing vision application can run independently on embedded devices.
參考文獻
[1] L. Maggiani, C. Salvadori, M. Petracca, P. Pagano, and R. Saletti, "Reconfigurable FPGA architecture for computer vision applications in smart camera networks," in Distributed Smart Cameras (ICDSC), 2013 Seventh International Conference on, 2013, pp. 1-6.
[2] LabVIEW. (2016). LabVIEW 系統軟體設計 - National Instruments. Available: http://www.ni.com/labview/zht/
[3] 張睿騰, "機器視覺系統快速開發平台," 中央大學資訊工程學系碩士在職專班學位論文, pp. 1-73, 2014.
[4] itseez. (2016). OpenCV. Available: http://opencv.org/
[5] P. Constante, A. Gordon, O. Chang, E. Pruna, F. Acuna, and I. Escobar, "Artificial Vision Techniques to Optimize Strawberry's Industrial Classification," IEEE Latin America Transactions, vol. 14, pp. 2576-2581, 2016.
[6] A. S. Silva, F. M. Q. Severgnini, M. L. Oliveira, V. M. S. Mendes, and Z. M. A. Peixoto, "Object Tracking by Color and Active Contour Models Segmentation," IEEE Latin America Transactions, vol. 14, pp. 1488-1493, 2016.
[7] Y. Ege, M. Kabadayı, O. Kalender, M. Çoramık, H. Çıtak, E. Yürüklü, et al., "A New Electromagnetic Helical Coilgun Launcher Design Based on LabVIEW," IEEE Transactions on Plasma Science, vol. 44, pp. 1208-1218, 2016.
[8] Ç. Aytekin, Y. Rezaeitabar, S. Dogru, and İ. Ulusoy, "Railway Fastener Inspection by Real-Time Machine Vision," IEEE Transactions on Systems, Man, and Cybernetics: Systems, vol. 45, pp. 1101-1107, 2015.
[9] S. G. Kashid, S. A. Pardeshi, S. D. Sirsat, and V. H. Bonge, "Remote capturing of water meter reading using DSP processor," in 2015 Third International Conference on Image Information Processing (ICIIP), 2015, pp. 45-49.
[10] C.-Y. Lin, P.-J. Hsieh, and F.-A. Chang, "DSP based uncalibrated visual servoing for a 3-DOF robot manipulator," in 2016 IEEE International Conference on Industrial Technology (ICIT), 2016, pp. 1618-1621.
[11] F. Schwiegelshohn, L. Gierke, and M. Hübner, "FPGA based traffic sign detection for automotive camera systems," in Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2015 10th International Symposium on, 2015, pp. 1-6.
[12] S. Sajjanar, S. K. Mankani, P. R. Dongrekar, N. S. Kumar, and H. R. Aradhya, "Implementation of real time moving object detection and tracking on FPGA for video surveillance applications," in Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER), IEEE, 2016, pp. 289-295.
[13] Z. Wang, H. Song, H. Xiao, W. He, J. Gu, and K. Yuan, "A real-time small moving object detection system based on infrared image," in 2014 IEEE International Conference on Mechatronics and Automation, 2014, pp. 1149-1154.
[14] N. Otsu, "A threshold selection method from gray-level histograms," Automatica, vol. 11, pp. 23-27, 1975.
[15] W. Niblack, An introduction to digital image processing: Strandberg Publishing Company, 1985.
[16] J. Canny, "A computational approach to edge detection," IEEE Transactions on pattern analysis and machine intelligence, pp. 679-698, 1986.
[17] F. W. M. Stentiford and R. G. Mortimer, "Some new heuristics for thinning binary handprinted characters for OCR," IEEE Transactions on Systems, Man, and Cybernetics, vol. 13, pp. 81-84, 1983.
[18] T. Zhang and C. Y. Suen, "A fast parallel algorithm for thinning digital patterns," Communications of the ACM, vol. 27, pp. 236-239, 1984.
[19] R. M. Haralick and K. Shanmugam, "Textural features for image classification," IEEE Transactions on systems, man, and cybernetics, pp. 610-621, 1973.
[20] C.-H. Chen, C.-M. Kuo, S.-H. Hsieh, and C.-Y. Chen, "RETRACTED: Highly efficient very-large-scale integration (VLSI) implementation of probabilistic neural network image interpolator," Journal of Vibration and Control, vol. 20, pp. 218-224, 2014.
[21] C.-H. Chen, T.-K. Yao, J.-H. Dai, and C.-Y. Chen, "RETRACTED: A pipelined multiprocessor system-on-a-chip (SoC) design methodology for streaming signal processing," Journal of Vibration and Control, vol. 20, pp. 163-178, 2014.
[22] R. J. Mayer, "IDEF0 function modeling," A Reconstruction of the Original Air Force Wright Aeronautical Laboratory Technical Report, AFWAL-TR-81-4023 (The IDEF0 Yellow Book), Knowledge-Based System Inc, College Station, TX, 1992.
[23] R. David, "Grafcet: A powerful tool for specification of logic controllers," IEEE transactions on control systems technology, vol. 3, pp. 253-268, 1995.