1999 年美國聯邦通訊委員會制定了一個工作頻率的範圍在402~405MHz 並有十個頻道寬為300kHz 的無線頻帶稱作醫療植入式通訊服務。其應用的範圍適合具完全積體化的極低功耗並能在短距離下更快速的資料傳輸速度的人體植入式電子輔具。在設計講求小面積，低功率消耗的植入式視覺輔具的分數型頻率合成器的過程中，我們利用降低金屬繞線電感以增加品質因素以及降低壓控振盪器KVCO 的方式提升振盪器的相位誤差的效能。最後使用TMSC 0.18um 標準CMOS 製程使用1.5V 的系統電壓實現了一個核心面積為1.56mm2，功率消耗為2.93mW，佈局後模擬頻率鎖定時間小於100us 而量測之相位雜訊在160kHz 處為-100dBc/Hz 並符合MICS 系統的分數型頻率合成器。

The 402-405MHz medical implant communication service (MICS) has been allocated by US Federal Communication Commission (FCC) in 1999 to provide 10 channels with 300 kHz bandwidth, of which application is suitable for full integration human implantable prosthetics with ultra-low power consumption and higher data rate in a short distance. In the thesis, a fractional frequency synthesizer is designed for implantable visual prosthetics which aims at small area and low power consumption, reduction of parasitic resistance of metal spiral inductor and low KVCO of voltage-controlled oscillator so as to realize an MICS-compatible fractional frequency synthesizer with core area of 1.56mm2, power consumption of 2.93mW, post-layout-simulation locking time of less than 100us, and measured phase noise of -100dBc/Hz at 160kHz offset for 1.5V supply voltage in TSMC 0.18 mm standard CMOS process.

[1] FCC Rules and Regulations, “MedRadio Band Plan”, Part 95, Oct. 2009.
[2] Federal Communications Commission, Operations of Med Radio, Sept. 2009, http://wireless.fcc.gov/services/index.htm?job=operations&id=medical_implant
[3] T. Melly, A.-S. Porret, C. C. Enz, E. A. Vittoz, "An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter," IEEE Journal of Solid-State Circuits, vol. 36, pp. 467-472, Aug. 2001.
[4] M.H. Perrott, T.L. Tewksbury III, C.G. Sodini, "A 27-mW CMOS fractional-N synthe-sizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE Journal of Solid State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
[5] Y.-H. Liu, T.-H. Lin, "A Wideband PLL-Based G/FSK Transmitter in 0.18 um CMOS," IEEE Journal of Solid State Circuits, vol. 44, pp. 2452-2462, Sept. 2009.
[6] Roland E. Best, Phase-Locked Loops: Design, Simulation, and Applications. 5th ed., New York: McGraw-Hill, 2003.
[7] Fairchild Semiconductor Application Note 340, “HCMOS Crystal Oscillators,” May 1983.
[8] J. Rogers, C. Plett, F. Dai, Integrated circuit design for high-speed frequency synthesis. Boston : Artech House, Jan. 2006.
[9] B. Razavi, RF Mcroelectronics. Upper Saddle River, NJ: Prentice Hall, 1998.
[10] A. Hajimiri, T. H. Lee, "Phase noise in CMOS differential LC oscillators," in IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 48-51, Jun. 1998.
[11] A. Hajimiri, T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE Journal of Solid State Circuits, vol. 33, pp. 179-194, Feb. 1998.
[12] J. Rogers, C. Plett, F. Dai, Integrated circuit design for high-speed frequency synthesis. Boston: Artech House, Jan. 2006.
[13] B. Razavi, "A study of injection locking and pulling in oscillators," IEEE Journal of Solid State Circuits, vol. 39, pp. 1415-1424, Sept. 2004.
[14] S. B. Sleiman, J. G. Atallah, S. Rodriguez, A. Rusu, M. Ismail, "Wide-division-range high-speed fully programmable frequency divider," in the Annual IEEE Northeast Workshop on Circuits and Systems, pp. 17-20, Jun. 2008.
[15] W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops," in IEEE International Symposium on Circuits and Systems, vol.2, pp. 545-548, Jul. 1999.
[16] S. Pamarti, S. Delshadpour, "A Spur Elimination Technique for Phase Interpola-tion-Based Fractional-N PLLs," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, pp. 1639-1647, Jun. 2008.
[17] M. Zanuso, S. Levantino, C. Samori, A. Lacaita, "A 3MHz-BW 3.6GHz digital frac-tional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mis-match cancellation," in IEEE International Solid-State Circuits Conference Digest of Technology Papers, pp. 476-477, Feb. 2010.
[18] M. Gupta, B.-S. Song, "A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration," IEEE Journal of Solid State Circuits, vol. 41, pp. 2842-2851, Dec. 2006.
[19] B. Miller, R. J. Conley, "A multiple modulator fractional divider," IEEE Transactions on Instrumentation and Measurement, vol. 40, no. 3, pp. 578-583, Jun. 1991.
[20] W. R. Bennett, “Spectra of Quantized Signals,” Technical Journal of Bell System, vol.27, pp. 446-472, Jul. 1948.
[21] A. Hajimiri, T. H. Lee, The Design of Low Noise Oscillators. Boston: Kluwer Academic, 2003.
[22] R. J. Kier, R. R. Harrison, "Power minimization of a 433-MHz LC VCO for an implan-table neural recording system," in IEEE International Symposium on Circuits and Sys-tems, pp. 3225-3228, Sept. 2006.
[23] C.-C. Hsiao, C.-W. Kuo, C.-C. Ho, Y.-J. Chan, "Improved quality-factor of 0.18um CMOS active inductor by a feedback resistance design," IEEE Microwave and Wireless Components Letters, vol. 12, pp. 467-469, Dec. 2002.
[24] C.-H. Wu, C.-Y. Kuo, S.-I. Liu, "Selective metal parallel shunting inductor and its VCO application," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, pp. 1811-1818, Sept. 2005.
[25] A. Hajimiri, T. H. Lee, "Design issues in CMOS differential LC oscillators," IEEE Journal of Solid State Circuits, vol. 34, pp. 717-724, May 1999.
[26] R. Caverly, CMOS RFIC Design Principles. Norwood: Artech House, 2007.
[27] A. D. Berny, A. M. Niknejad, R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," IEEE Journal of Solid State Circuits, vol. 40, pp. 909-917, Apr. 2005.
[28] T.-H. Lin, W. J. Kaiser, "A 900-MHz 2.5-mA CMOS frequency synthesizer with an au-tomatic SC tuning loop," IEEE Journal of Solid State Circuits, vol. 36, pp. 424-431, Mar. 2001.
[29] C.-S. A. Gong, M.-T. Shiue, K.-W. Yao, T.-Y. Chen, Y. Chang ; C.-H. Su, “A Truly Low-Cost High-Efficiency ASK Demodulator Based On Self-Sampling Scheme for Bioimplantable Applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, pp. 1464-1477, Jul. 2008.
[30] J. Silva-Martinez, A. Vazquez-Gonzalez, "Impedance scalers for IC active filters," in IEEE International Symposium on Circuits and Systems, vol.1, pp. 151-154, Jun 1998.
[31] S. Solis-Bustos, J. Silva-Martinez, F. Maloberti, E. Sanchez-Sinencio, "A 60-dB dy-namic-range CMOS sixth-order 2.4-Hz low-pass filter for medical applications," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 12, pp. 1391-1398, Dec. 2000.
[32] A. Tekin, M. R. Yuce, W. Liu, "Integrated VCO Design for MICS Transceivers," in IEEE Custom Integrated Circuits Conference, pp. 765-768, Sept. 2006.
[33] A. Italia, G. Palmisano, "A 1.2-mW CMOS frequency synthesizer with fully-integrated LC VCO for 400-MHz medical implantable transceivers," in IEEE Radio Frequency Integrated Circuits Symposium, pp. 333-336, Jun. 2009.
[34] K.-W. Li, L.L.K Leung, K.-N. Leung, "Low power injection locked oscillators for MICS standard," in IEEE Biomedical Circuits and Systems Conference, pp. 1-4, Nov. 2009.
[35] Y.-H. Liu, C.-L. Li, T.-H. Lin, "A 200-pJ/b MUX-Based RF Transmitter for Implantable Multichannel Neural Recording," IEEE Transactions on Microwave Theory and Tech-niques, vol. 57, pp. 2533-2541, Oct. 2009.
[36] J. Lee, K. Kim, J. Lee, T. Jang, S. Cho, "A 480-MHz to 1-GHz sub-ps clock generator with a fast and accurate automatic frequency calibration in 0.13um CMOS," in IEEE Asian Conference on Solid-State Circuits, pp. 67-70, Nov. 2007.
[37] 高曜煌, “射頻鎖相迴路IC設計,” 滄海書局, 2005.