跳到主要內容

簡易檢索 / 詳目顯示

研究生: 呂國賢
Guo-Hsai Lu
論文名稱: 多載波調變信號之濾波器組、載波數估測與載波回復系統設計
指導教授: 蔡木金
Mu-King Tsay
口試委員:
學位類別: 碩士
Master
系所名稱: 資訊電機學院 - 電機工程學系
Department of Electrical Engineering
畢業學年度: 88
語文別: 中文
論文頁數: 74
中文關鍵詞: 多載波調變
相關次數: 點閱:17下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

  • 本論文乃考慮多載波調變信號在加成性高斯雜訊環境下,接收端已知各個載波頻率時,設計接收系統之濾波器模組,濾出各個單一載波訊號,供後續系統使用;載波數估側模組,考慮載波數目為一變化值,偵測多載波調變訊號之載波數;載波回復模組,回復載波因受雜訊、通道影響,產生的相位偏移,。此外藉由電腦模擬,了解系統效能,且提供系統中模組參數的設定。
    本論文將提供接收系統之系統設計及完整的接收運作流程,並針對濾波器組、載波數估測、和載波回復的設計有詳盡的討論,並進行電腦模擬作效能的評估。



    In this thesis, we discuss how to design a receiving system of multi-tone modulated signals when the carrier frequencies of received signals were known. We design the filter-bank module to filter the every single signal of multi-tone signal. It is necessary to ascertain much of carriers that multi-tone modulated signal have .So we design the carrier-number detection module in the receiving system to detect the carriers. Then we design the carrier recovery module to track the phase offset of single signal in the subchannels.

    第一章簡介 1.1多載波調變技術 1.2論文研究動機 第二章多載波調變濾波器組模組設計 2.1濾波器組設計原理 2.1.1多載波訊號型式 2.1.2濾波器規格與系統需求 2.1.3IIR濾波器 2.1.4濾波器設計 2.2模擬結果與討論 第三章多載波調變載波數估測模組設計 3.1載波數估測模組設計原理 3.2.1理想的功率偵測器 3.2.2載波數估測設計方法 3.2載波數估測模組修正 3.3模擬結果與討論 第四章多載波調變載波回復模組設計 4.1基本鎖相迴路 4.1.1鎖相迴路設計原理 4.1.2數位鎖相迴路 4.1.3參數設定 4.1.4數位鎖相迴路修正 4.2載波回復系統 4.2.1M次方載波回復設計原理 4.2.2上升取樣與內差法 4.3模擬結果與討論 第五章 結論 中英對照表 參考文獻

    [1]R. Petrovic, W. Poehr, and Cameron, “Multicarrier modulation for narrowband PCS,” IEEE Trans. Veh.technol., vol. 43, no.4, pp. 856-862, Nov. 1994.
    [2]R. Prasad and S. Hara, “An Overview of Multi-carrier CDMA,” IEEE Conf., pp. 107-114, Aug. 1996.
    [3]J. S. Chow, J. C. Tu, and J. M. Cioffi, “A Discrete Multitone Transceiver System for HDSL Applications,” IEEE Journal on Selected Areas In Communications, vol 9, no. 6, pp. 895-908, Aug. 1991.
    [4]J. A. C. Bingham, “Multicarrier Modulation for Data Transmission:An Idea Whose Time Has Come,” IEEE Commun. Mag., vol. 28, no. 5, May 1990, pp. 5-14.
    [5]Y. R. Shayan,T. Le-Ngoc, “All digital phase-locked loop:concepts,Design and applications”,IEE PROCEEDINGS, Vol.136,Pt.F,No.1,FEERUARY 1989.
    [6]Bong-Young Chung, Charles Chien, Henry Samueli, Member “Performance Analysis of an All-Digital BPSK Direct-Sequence Spread-Spectrum IF Receiver Architecture. IEEE 1993,and Rajeev Jain.
    [7]Manouchehr S. Rafie, Member,IEEE and William Newman,Member,IEEE COMDISCO Systems, Inc.”Digital Phase-Locked Loop Applications to Digital Radio Channels”
    [8]J. G. Proakis, Digital Communication, 3rd ed., McGraw-Hill, Inc., New York, 1995.
    [9]B. Porat, A Course in Digital Signal Processing, John Wiley & Sons, Inc., 1997.
    [10]Richard G. Lyons,Understanding Digital Signal Processing, Addison Wesley Longman,Inc.1997.
    [11]Edward P. Cunningham,Digital Filtering An Introduction,johns
    Hopkins University,Applied Physics Laboratory.
    [12]CHAK M. CHIE,member,and WILLIAM C. LInDSEY,fellow,IEEE
    ”Phase-Locked Loops:Applications,Performance Measures,and
    Summary of Analytical Results”.

    QR CODE
    :::