本論文針對砷化鎵蕭特基二極體佈局參數進行靜電防護能力之研究，從實際靜電測試結果，發現二極體之閘極周長與人體模型(HBM)電壓呈現正比關係。在閘極寬度(Gate Width, W)為37.5 μm、閘極長度(Gate Length, L)為1.5 μm，閘極指數目(Gate Finger Number, N)為8時，其人體模型(HBM)靜電測試電壓可達1250伏特以上。同時針對二極體元件之熱效應進行模擬與驗證，發現元件的散熱能力和靜電承受能力呈現正比的關係。所以，針對靜電防護之砷化鎵蕭特基二極體，有兩個主要的因素，分別是元件閘極周長，以及元件散熱能力。最後，將最佳化之砷化鎵蕭特基二極體應用在砷化鎵高電子遷移率電晶體(pHEMT)之微波開關器上，經由量測得知，其插入損失(Insertion Loss)在1.1dB以下，隔離度(Isolation)在33 dB以上，功率處理能力(P1dB) (OFF state)在1W (30dBm)以上，面積為0.3-mm2，同時經過ESD-HBM測試，靜電承受能力達1000V以上。

This thesis is about that proceeding with the research for the ESD protection ability to the Schottky diode layout parameter of GaAs. According to the result of ESD test, we can find that the gate periphery of the diode and HBM voltage can be direct proportion. While the gate width is 37.5 μm, gate length is 1.5 μm , the Gate Finger Number is 8, the voltage of the ESD test can be up to more than 1250 voltage for the HBM voltage. We also do the simulation and prove to the heat effect of the diode. To make optimized Schottky Diode of the GaAs be applied in the micro-wave switch of GaAs pHEMT. According to the result, the insertion loss is under 1.1dB, isolation is over 33 dB, power handling capability(P1dB)(OFF state) is above of 1W(30dBm), the area is 0.3-mm2. Through the ESD-HBM test at the same time, the ESD bearing ability reaches above 1000V.

[1] A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2nd Edition, John Wiley & Sons, 2002.
[2] Electrostatic discharge (ESD) sensitivity testing – human body model (HBM), International Standard, JEDEC EIA / JESD22- A144-B, 2000.
[3] Maoyou Sun; Yicheng Lu,“A new ESD protection structure for high-speed GaAs RF ICs” in Electron Device Letters, IEEE, Volume 26, Issue 3, March 2005 Page(s):133 - 135.
[4] D. Ragle, K. Decker, and M. Loy, “ESD effects on GaAs MESFET lifetime,”in Proc. Int. Reliability Physics Symp., Mar. 1993, pp. 352–356.
[5] K. Van der Zanden, D. M. M.-P. Schreurs, R. Menozzi, and M. Borgarino, “Reliability testing of InP HEMTs using electrical stress methods,” IEEE Trans. Electron Devices, vol. 46, no. 8, pp. 1570–1576,Aug. 1999.
[6] K. Kiziloglu, S. Thomas III, F. Williams, Jr., and B. M. Paine, “Reliability and failure criteria for AlInAs/GaInAs/InP HBTs,” in Proc. Indium Phosphide Related Materials Conf., May 2000, pp. 294–297.
[7] D. M. Pozar, Microwave Engineering, Addison-Wesley, 1990.
[8] E. Alekseev, D. Pavlidis, “77 GHz high-Isolation coplanar transmit-receive switch using InGaAs/InP PIN diodes,” in 1998 Gallium Arsenide Integrated Circuit (GaAs IC) symposium, pp. 177 -180.
[9] M. J. Schindler and A. Morris, “DC-40 GHz and 20-40 GHz MMIC SPDT switches,” IEEE Trans. on Microwave Theory and Tech, vol NTT-35, on. 12, pp. 1486.1493, Dec. 1987.
[10] A. Gopinath,J.B.Rankin,“GaAs FET RF switches,”IEEE Trans. On Electron Devices,vol.ED-32,NO.7,pp.1272-1278,July 1985.
[11] ESD Protection in CMOS ICs (Prof. M-D Ker)：http://www.ics.ee.nctu.edu.tw/~mdker/ESD/.
[12] A. Amerasekera , C. Duvvury ,“ ESD in Silicon Integrated Circuit”,Texas Instruments Inc., Wiley, 1995.
[13] ANSI/ESD S20.20-1999 standard
[14] DEPARTMENT OF DEFENSE- TEST METHOD STANDARD-MICROCIRCUITS-MIL-STD-883F.pdf
[15] G. Chen, H. Feng, H. Xie, R. Zhan, Q. Wu, X.Guan, A. Wang, K. Takasuka, S. Tamura, Z.Wang, and C. Zhang, “RF characterization of ESD protection structures,” in Dig. of papers on IEEE RFIC Symp., 2004, pp. 379-382.
[16] Ming-Dou Ker; Bing-Jye Kuo; “Decreasing-size distributed ESD protection scheme for broad-band RF circuits” Microwave Theory and Techniques, IEEE Transactions onVolume 53, Issue 2, Feb 2005 Page(s):582 - 589
[17] Ma, Y.; Li, G.P.; “ESD protection design considerations for InGaP/GaAs HBT RF power amplifiers” in Microwave Theory and Techniques, IEEE Transactions on, Volume 53, Issue 1, Jan. 2005 Page(s):221 – 228
[18] A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2nd Edition, New York: Wiley, 2002.
[19] ESD Test Standard, ESD Association, ESD STM5.1, 1998.
[20] C. Jiang, E. Nowak, and M. Manley, “Process and design for ESD robustness in deep submicron CMOS technology,” in Proc. IEEE Int. Reliability Physics Symp., 1996, pp. 233–236.
[21] Frank P. Incropera, David P. DeWitt “Fundamentals of Heat and Mass Transfer,” Forth Edition, John Wiley & Sons, Inc. 1996.
[22] J. P. Holman, “ Heat Transfer,” International Student Edition, McGraw-Hill Book Co., Singapore（1986）.
[23] F. P. Incropera and D. P. DeWitt, Introduction to Heat Transfer, 2nd edition, John Wiley & Sons, New York, 1990.
[24] ANSYS, ANSYS 9.0 HTML Online Documentation. Coupled-Field Analysis Guide, SAS IP Inc., USA, 2005.
[25] ANSYS, ANSYS 9.0 HTML Online Documentation. Theory Reference, SAS IP, Inc., USA, 2005.
[26] ANSYS, Inc., “Thermal-Electric Element,” Theory Reference 9.0, 2005.
[27] http://www.matweb.com/index.asp?ckck=1
[28] Kai Chang, Inder Bahl, Vijay Nair, “RF and Microwave Circuit and Component Design for Wireless Systems,” Chapter 7
[29] Gu, Z.; Johnson, D.; Belletete, S.; Fryklund, D.;“Low insertion loss and high linearity PHEMT SPDT and SP3T switch ICs for WLAN 802.11 a/b/g applications＂ in Radio Frequency Integrated Circuits (RFIC) Symposium, 2004. Digest of Papers. 2004 IEEE, 6-8 June 2004 Page(s):505 - 508
[30] M.-D. Ker, T.-Y. Chen, and C.-Y. Chang, “ESD protection design for CMOS RF integrated circuits,” in Proc. of EOS/ESD Symp., 2001, pp. 346-354.
[31] M.-D. Ker and C.-Y. Chang, “ESD protection design for CMOS RF integrated circuits using polysilicon diodes,” Microelectronics Reliability, vol. 42, pp. 863-872, 2002.
[32] G. Chen, H. Feng, H. Xie, R. Zhan, Q. Wu, X. Guan, A. Wang, K. Takasuka, S. Tamura, Z. Wang, and C. Zhang “Characterizing diodes for RF ESD protection”, IEEE Electron Device Letters, vol. 25 , pp. 323-325, May 2004.
[33] M. I. Natarajan, D. Linten, S. Thijs, Ph. Jansen, D. Trémouilles, W. Jeamsaksiri, T. Nakaie, M. Sawada, T. Hasebe, S. Decoutere, G. Groeseneken, “RFCMOS ESD protection and reliability,” in Proc. of IPFA, June, 2005, pp. 59-66.
[34] http://www.rfmd.com