| 研究生: |
林慶舜 Ching-Shun Lin |
|---|---|
| 論文名稱: |
使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究 The Study on the Behavioral Model of IEEE 802.3 MAC Using SystemC Language |
| 指導教授: |
劉建男
Chien-Nan Liu |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 電機工程學系 Department of Electrical Engineering |
| 畢業學年度: | 91 |
| 語文別: | 中文 |
| 論文頁數: | 62 |
| 中文關鍵詞: | 媒體存取控制 |
| 外文關鍵詞: | system c, mac |
| 相關次數: | 點閱:24 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
由於傳統的設計方法中,硬體描述語言(HDL)它與軟體共同做模擬的效率非常差,因此才會在設計流程的後段才做軟硬體整合的工作,相對的成本會較高且設計時間就會就較長。因此若是能讓硬體與軟體能提早做整合,將可以改善傳統設計方法的缺失,而SystemC這語言將可以來完成上述的工作。
SystemC不但是系統層次語言,可以藉由它來描述系統的功能,而且它提供了許多種模組層次,藉由抽象層次提高來增快模擬速度,而且它可以與軟體一起搭配做模擬,提早執行軟體硬體的整合。在一篇論文中,我們將利用SystemC語言來實現IEEE 802.3乙太網路媒體存取控制(Ethernet MAC)外,並將說明了SystemC與Verilog之間的差異點,而且藉由抽象層次提升,與Verilog做模擬時間的比較。
None
[1] Thorsten Grotker,Stan Liao,Grant Martin and Stuart Swan,”System Design with SystemC”, Kluwer Acasemic Publishers,2002.
[2] J.BHASKER,”A SystemC Primer”, Star Galaxy Publishing,2002.
[3] Shu-Yu Cheng,I-Ling Chen, and Wen-Ching Wu, ”Case Study of System-Level Modeling with SystemC”, VLSI/CAD Symposium,2003.
[4] Describing Synthesizable RTL in SystemC, Synopsys Inc., 2001.
[5] CoCentric System Studio Training Manual, CIC訓練課程, 2002.
[6] The Open SystemC Initiative(OSCI)website:http://www.systemc.org
[7] IEEE Std 802.3,2000 Edition.
[8] http://ic.vlsi.itb.ac.id
[9] 區域軮路與高速網路,黃能富,1998.
[10] L. Charest, E.M. Aboulhamid, C. Pilkington, and P. Paulin, ”SystemC Performance Evaluation using a Pipelined DLX Multiprocessor”.
[11] Ayough, Abutelebi, Nadjarbashi, and Hesabbi, ”Verilog2SC: A Methodology for Converting Verilog to SystemC”, HDLCon, 2002.
[12] SystemC User’s Guide Version 2.0,May 2001.
[13] “Functional specification for SystemC 2.0”.
[14] Michael Jones, and Ganesh Gopalakrishnan, ”Toward Automated Abstraction for Protocols on Branching Networks”, 2000.
[15] Denis Bussaglia, Manoj Ariyamparambath, Pascal Gerbaud, Synopsys Professional Services, Communication Service Line,Synopsys Inc., ”An efficient design flow and platform for SoC design using CoCentricTM Tools”, 2002.
[16] Sudeep Pasricha, and STMicrolectonics, ”Transaction level modelling of SoC with SystemC 2.0”, from SystemC website.
[17] N. Agliada, A. Fin, F. Fummi, and G. Pravadelli, ”On the Reuse of VHDL Modules into SystemC Design”, FDL, 2001.
[18] Joachim Gerlach, and Wolfgang Rosenstiel, ”System Level Design Using the SystemC Modeling Platform”, SDL, 2000.
[19] Stan Liao, Steve Tjiang, and Rajesh Gupta, ”An Efficient Implementation of Reactivity for Modeling Hardware”, DAC, 1997.
[20] SystemC compiler, Synopsys Inc.
[21] Luc FILON, Guy BOIS, and E.M. ABOULHAMID, “ A System Level Library Extended from Cynlib for SoC“, HDLCON, 2002.
[22] Marko Hannilainen, Jarno Knuutila, Timo Hannilainen, and Jukka Saarinen, “Using SDL for Implementing a Wireless Medium Access Control Protocol”, Multimedia Software Engineering,2000.
[23] www.buaapress.cn.net