摘 要
此篇論文中敘述了各種射頻收發機之電路設計，分別應用於寬頻劃碼多工進接與雙頻三模無線區域網路，採用台積電0.35 ?m矽鍺雙載子互補金屬氧化半導體製程。以下依各章節不同的收發機架構與應用來分類，概述論文中各電路的實際量測結果。
第二章為寬頻劃碼多工進接之超外差式接收機設計，包含了1.95 GHz低雜訊放大器設計與1.95 GHz混頻器設計。低雜訊放大器約有20 dB的增益、大於10 dB的輸出卅入回返損耗、輸入1-dB增益壓縮點為-29.5 dBm、輸入三階截斷點在-16 dBm。混頻器約有5.4 dB的轉換損失、輸入1-dB增益壓縮點為-3.5 dBm、輸入三階截斷點在8.5 dBm、中頻頻寬為500 MHz、射頻埠和本地振盪源埠之間的隔離度均大於30 dB。
第三章為雙頻三模無線區域網路之直接降頻接收機設計，包含了2.4/5.2/5.8 GHz低雜訊放大器設計與2.4/5.2/5.8 GHz次諧波混頻器設計。雙頻三模之低雜訊放大器在三個不同的操作頻率下，均具有大於15 dB的增益、大於10 dB的輸出卅入回返損耗、大於-24 dBm的輸入1-dB增益壓縮點、大於-9 dBm的輸入三階截斷點。雙頻三模之次諧波混頻器在三個不同的操作頻率下，均提供了大於-5 dB的轉換增益、大於-2 dBm的輸入1-dB增益壓縮點、大於3 dBm的輸入三階截斷點、大於30 dBm的輸入二階截斷點、大於50 MHz的中頻頻寬、射頻埠和本地振盪源埠之間的隔離度均大於35 dB。
第四章為寬頻劃碼多工進接之直接降頻收發機設計，包含了2.15 GHz全對稱可變增益直接降頻接收機設計、三個1.95GHz高平均功率增進效率功率放大器設計與2.15 GHz四相位考畢茲壓控振盪器設計。直接降頻接收機具有大於20 dB的增益、大於7.5 dB的輸入回返損耗、12 dB的增益調整範圍、-29 dBm的輸入1-dB增益壓縮點。三種不同架構的高平均功率增進效率功率放大器設計分別為：適應性偏壓功率放大器、適應性偏壓多帝功率放大器以及適應性偏壓四路延伸多帝功率放大器。適應性偏壓功率放大器具有13.5 dB的增益、大於10 dB的輸出卅入回返損耗、13.6 dBm的輸出1-dB增益壓縮點、19 dBm的輸出三階截斷點、38 %的最大功率增進效率。適應性偏壓多帝功率放大器具有7 dB的增益、大於10 dB的輸出卅入回返損耗、16.5 dBm的輸出1-dB增益壓縮點、14.8 dBm的輸出三階截斷點、27 %的最大功率增進效率。適應性偏壓四路延伸多帝功率放大器具有5 dB的增益、大於10 dB的輸出卅入回返損耗、16.5 dBm的輸出1-dB增益壓縮點、23.6 dBm的輸出三階截斷點、22 %的最大功率增進效率。若以適應性偏壓功率放大器的平均功率增進效率為基準，則適應性偏壓多帝功率放大器與適應性偏壓四路延伸多帝功率放大器對於平均功率增進效率的改善分別為243 %與317 %。最後，四相位考畢茲壓控振盪器約有160 MHz的振盪頻率調整範圍、48.5 MHz/V的控制增益、約-10 dBm的輸出功率強度、在與振盪頻率距100 kHz頻偏的量測條件下約-85 dBc/Hz的相位雜訊。

Abstract
The thesis describes various circuit designs in radio frequency transceiver for WB-CDMA and dual-band WLAN applications those are implemented in tsmc 0.35?m SiGe BiCMOS technology. Chapter one gives a brief description of the device technologies and the contents of each following chapters.
Chapter two reports a super-heterodyne receiver design for WB-CDMA applications, which contains a 1.95 GHz low noise amplifier design and a 1.95 GHz mixer design. The LNA provides approximately 20 dB gain with input/output return loss better than 10 dB, and has input P1dB of -29.5 dBm, input IP3 of -16 dBm. The mixer achieves 5.4 dB conversion loss, and has input P1dB of -3.5 dBm, input IP3 of 8.5 dBm, IF bandwidth of 500 MHz, and the isolations between RF port and LO port are better than 30 dB without except.
Chapter three reports a direct conversion receiver design for dual-band three-mode WLAN application, which contains a 2.4/5.2/5.8 GHz low noise amplifier design and a 2.4/5.2/5.8 GHz sub-harmonic mixer (SHMIX) design. In three diverse operation frequencies, the dual-band three-mode LNA provides better than those properties below without except, that are 15 dB gain with input/output return loss better than 10 dB, and has input P1dB of -24 dBm, input IP3 of -9 dBm. The dual-band three-mode SHMIX in all of the operation frequencies also achieves better than -5 dB conversion gain, and has input P1dB of -2 dBm, input IP3 of 3 dBm, IF bandwidth of 50 MHz, and the isolations among all ports are better than 35 dB.
Chapter four reports a direct conversion transceiver design for WB-CDMA application, which contains a 2.15 GHz fully differential variable gain direct conversion receiver (DCR) design, three 1.95 GHz high average power added efficiency (PAEAverage) power amplifier designs, and a 2.15 GHz quadrature phase Colpitts voltage controlled oscillator (QVCO) design. The DCR provides more than 20 dB gain with input return loss better than 7.5 dB, and has input P1dB of -29 dBm, gain controlled range of 12 dB. Three different circuit architectures are high PAEAverage PA designs are adaptive bias PA (A-PA), adaptive bias Doherty PA (AD-PA), and adaptive bias extended Doherty PA (AED-PA), respectively. The A-PA provides 13.5 dB gain with input/output return loss better than 10 dB, and has output P1dB of 13.6 dBm, output IP3 of 19 dBm, the maximum PAE of 38 %. The AD-PA provides 7 dB gain with input/output return loss better than 10 dB, and has output P1dB of 16.5 dBm, output IP3 of 14.8 dBm, the maximum PAE of 27 %. The four-way AED-PA provides 5 dB gain with input/output return loss better than 10 dB, and has output P1dB of 16.5 dBm, output IP3 of 23.6 dBm, the maximum PAE of 22 %. In contrast to the A-PA, the PAEAverage of AD-PA and four-way AED-PA have remarkably been improved of 243% and 317%, respectively. Finally, the QVCO has tuning range of 160 MHz with tuning gain of 48.5 MHz/V, output power of -10 dBm, and the phase noise approximate at -85 dBc/Hz on 100 kHz offset frequency.

參考文獻
[01] Abidi, A.A., “Direct-conversion radio transceivers for digital communications”, Solid-State Circuits, IEEE Journal of, vol.30, Issue: 12, pp.1399-1410, Dec. 1995.
[02] Razavi, B., “Design considerations for direct-conversion receivers”, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol.44, Issue: 6, pp.428-435, June 1997.
[03] H. Samavati, H. R. Rategh and T. H. Lee, “A 5-GHz CMOS Wireless LAN Receiver Front End”, IEEE J. Solid-State Circuits, vol.35, no.5, pp.765-772, May 2000.
[04] Nimmagadda, K.; Rebeiz, G.M., “A 1.9 GHz double-balanced subharmonic mixer for direct conversion receivers”, Radio Frequency Integrated Circuits (RFIC) Symposium, 2001. Digest of Papers. 2001 IEEE, pp.253-256, 20-22 May 2001.
[05] Sheng, L.; Jensen, J.; Larson, L., “A Si/SiGe HBT sub-harmonic mixer/downconverter”, Bipolar/BiCMOS Circuits and Technology Meeting, 1999. Proceedings of the 1999, pp.71-74, 26-28 Sept. 1999.
[06] Johnson, D.A.; Raman, S., “A packaged SiGe x2 sub-harmonic mixer for U-NII band applications”, Bipolar/BiCMOS Circuits and Technology Meeting, Proceedings of the 2001, pp.159-162, 30 Sept.-2 Oct. 2001.
[07] Gilbert, B., “The MICROMIXER: a highly linear variant of the Gilbert mixer using a bisymmetric Class-AB input stage”, Solid-State Circuits, IEEE Journal, vol.: 32, Issue: 9, pp.1412-1423, Sept. 1997.
[08] Taniguchi, E.; Shimozawa, M.; Ikushima, T.; Sadahiro, K.; Katsura, T.; Maeda, K.; Itoh, K.; Suematsu, N.; Takagi, T.; Ishida, O., “An even harmonic type direct conversion SiGe-MMIC receiver for W-CDMA mobile terminals”, Radio Frequency Integrated Circuits (RFIC) Symposium, 2002 IEEE, pp.133-136, 2-4 June 2002.
[09] Sher Jiun Fang; See Taur Lee; Allstot, D.J.; Bellaouar, A., “A 2 GHz CMOS even harmonic mixer for direct conversion receivers”, Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium, vol.4, pp.IV-807-IV-810, 26-29 May 2002.
[10] Itoh, K.; Katsura, T.; Nagano, H.; Yamaguchi, T.; Hamade, Y.; Shimozawa, M.; Suematsu, N.; Hayashi, R.; Palmer, W.; Goldfarb, M., “2 GHz band even harmonic type direct conversion receiver with ABB-IC for W-CDMA mobile terminal”, Microwave Symposium Digest., 2000 IEEE MTT-S International, vol.3, pp.1957-1960, 11-16 June 2000.
[11] Gilbert, B., “The multi-tanh principle: a tutorial overview”, Solid-State Circuits, IEEE Journal, vol.33, Issue: 1, pp.2-17, Jan. 1998.
[12] G. Hau, T. B. Nishimura and N. Iwata, “A Highly Efficient Linearized Wide-Band CDMA Handset Power Amplifier Based on Predistortion Under Various Bias Conditions,” IEEE Trans. on Microwave Theory Tech., vol.49, pp.1194-1201, June 2001.
[13] C. Y. Cha and S. G. Lee,“A Low Power, High Gain LNA Topology”, Int. Microwave and Millimeter Wave Technology conf., pp.420~423, 2000.
[14] S.-Y. Liu and H.-R. Chuang, “2.4 GHz Transceiver RF Front-end for ISM-Band Digital Wireless Communications,” Applied Microwave and Wireless, pp.32-48, June 1998.
[15] T. Yoshimasu, M. Akagi, N. Tanba, and S. Hara, “An HBT MMIC power amplifier with an integrated diode linearizer for low-voltage portable phone application”, IEEE J. Solid-State Circuits, vol.33, pp.1290-1296, Sept. 1998.
[16] Noh, Y.S.; Park, C.S., “Linearized high efficiency HBT MMIC dual band power amplifier module for L-band applications”, Microwave Conference, 2001. APMC 2001. 2001 Asia-Pacific, vol.3, pp.1295-1298, 3-6 Dec. 2001.
[17] W. H. Doherty, “A new high efficiency power amplifier for modulated waves”, Proc. IRE, vol.24, pp.1163-1182, Sept. 1936.
[18] Robert J. McMorrow, David M. Upton, and Peter R. Maloney, “The Microwave Doherty Amplifier”, IEEE MTT-S Dig., pp.1653-1656, 1994.
[19] M. Iwamoto, A. Williams, P. Chen, A.G. Metzger, L.E. Larson, and P.M. Asbeck, “An extended Doherty amplifier with high efficiency over a wide power range”, IEEE Microwave Theory Tech., vol.49, pp.2472-2479, Dec. 2001.
[20] Youngoo Yang, Jeonghyeon Cha, Bumjae Shin, and Bumman Kim, “A Fully Matched N-Way Doherty Amplifier With Optimized Linearity”, IEEE Transactions on Microwave Theory and Techniques, vol.51, no.3, March 2003.
[21] J. F. Sevic, “Statistical characterization of RF power amplifier efficiency for CDMA wireless communication systems”, in Proc. 1997 Wireless Communications Conf., pp.110-113, 1997.
[22] Upton, D.M.; Maloney, P.R., “A new circuit topology to realize high efficiency, high linearity, and high power microwave amplifiers”, Radio and Wireless Conference, 1998. RAWCON 98. 1998 IEEE, pp.317-320, Aug. 1998.
[23] Dauphinee, L.; Copeland, M.; Schvan, P., “A balanced 1.5 GHz voltage controlled oscillator with an integrated LC resonator”, Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC., 1997 IEEE International, pp.390-391, 6-8 Feb. 1997.
[24] Aparicio, R.; Hajimiri, A., “A CMOS differential noise-shifting Colpitts VCO”, Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, vol.1, pp.288-289, 3-7 Feb. 2002.
[25] Hajimiri, A.; Lee, T.H.,“Design issues in CMOS differential LC oscillators”, Solid-State Circuits, IEEE Journal, vol.34, Issue: 5, pp.717-724, May 1999.
[26] Hegazi, E.; Sjoland, H.; Abidi, A.A.,“A filtering technique to lower LC oscillator phase noise”, Solid-State Circuits, IEEE Journal, vol.36, Issue: 12, pp.1921-1930, Dec. 2001.
[27] Ham, D.; Hajimiri, A., “Concepts and methods in optimization of integrated LC VCOs”, Solid-State Circuits, IEEE Journal, vol.36, Issue: 6, pp.896-909, June 2001.
[28] Guillermo Gonzalez, Microwave Transistor Amplifiers Analysis and Design – Second Edition, Prentice-Hall, Inc., 1996.
[29] S. C. Cripps, RF Power Amplifiers for Wireless Communications., Norwood, MA: Artech House, 1999.