應用在DDR4動態隨機存取記憶體之低時脈｜國立中央大學博碩士論文系統

簡易檢索 / 詳目顯示

回結果列表

研究生：	魏湘云 Hsiang-Yun Wei
論文名稱：	應用在DDR4動態隨機存取記憶體之低時脈 A Low Jitter Delay-Locked-Loop Applied onDDR4 DRAM
指導教授：	鄭國興 Kuo-Hsing Cheng
口試委員:
學位類別：	碩士 Master
系所名稱：	資訊電機學院 - 電機工程學系在職專班 Executive Master of Electrical Engineering
畢業學年度：	99
語文別：	英文
論文頁數：	57
中文關鍵詞：	延遲鎖定迴路、電流幫浦、低抖動
外文關鍵詞：	low jitter, Delay-locked-loop, charge pump
相關次數：	點閱：12 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

摘要
此論文是基於對穩定且低抖動的內嵌式同步電路晶片的需求而生。
隨著CMOS製程技術的進步與突破，電子產品的操作頻率一再提升，其中所使用到的記憶體的複雜度及時脈訊號頻率均迅速增加，因此，系統內部同步時脈訊號之可靠度便愈來愈重要。目前動態隨機存取記憶體( Dynamic Random Access Memory )已發展至DDR4的階段，時脈速度升高至1.6Gbps~3.2Gbps，在此高速的操作下，時脈穩定成為一個必需的設計重點，由於在時脈抖動及回路穩定性上，延遲鎖定迴路（Delay-locked loop）都具有良好的表現，使得延遲鎖定迴路比鎖相迴路（Phase-locked loop）更廣泛地應用在記憶體的時脈誤差調整電路上。
在本論文中提出一個具備電流匹配的電流幫浦及晶片內建電源穩壓器的延遲鎖定迴路，電路使用TSMC 90nm 1P/9M CMOS製程實現晶片，工作電壓在1.2V及I/O 2.5V，延遲鎖定迴路的輸入參考頻率為1.6GHz，在靜電源供應下最大時脈抖動（peak to peak jitter）為1.68ps ，而在有10MHz、+/-10%電壓振幅的隨機雜訊干擾下的電源供應，經過穩壓器後的時脈抖動為18.68ps，小於輸出時脈週期的2.9%，延遲迴路本身功率消耗為20.58mW，晶片面積為0.5625mm2。

Abstract
The motivation of this work is the demand for a stable and low-jitter synchronous circuit on intra-chip. The operation frequencies of electronic products constantly increase along with the development and breakthrough of the CMOS process technology. The complexity of design and frequency of clock in memory has also been rapidly increasing. Thus, the reliability of synchronous circuits becomes more and more essential. Dynamic Random Access Memory (DRAM) has progressed to DDR4, reaches data rate 1.6Gbps~3.2Gbps. The stability of clock becomes an essential part of design. The delay-locked loop (DLL) offers better jitter and stability performance than the phase-locked loop (PLL). So, it is more regularly applied on DRAM as a synchronous circuit than PLL.
This work presents a technique that includes a current-matching charge pump and an on-chip supply regulator in the delay-locked loop (DLL). The design is implemented by TSMC CMOS 1P/9M 90nm technology with a nominal supply voltage 1.2V and I/O supply voltage 2.5V. The input frequency is at 1.6GHz. Peak to peak jitter 1.68ps with a quiet supply, and 18.68ps under random noise of 10MHz, +/-10% amplitude on the supply after regulator, which is less than 11.5% of output clock cycle. DLL power dissipation is 20.58mW. Chip area is 0.5625mm2.

Contents
Table of Contents i
List of Figures iii
List of Tables v
Introduction 1
1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Thesis Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Theory and Structure of Delay-Locked Loop 3
1 Architecture of Frequency Synchronizer . . . . . . . . . . . . . . . . . . . . . . . 3
1.1 PLL-based Frequency Synchronizer . . . . . . . . . . . . . . . . . . . . . 3
1.2 DLL-based Frequency Synchronizer . . . . . . . . . . . . . . . . . . . . . 4
2 Structure of Delay-Locked Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1 Phase Detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.2 Charge Pump and Loop Filter . . . . . . . . . . . . . . . . . . . . . . . . 5
2.3 Voltage Control Delay Line . . . . . . . . . . . . . . . . . . . . . . . . . 7
3 Theoretical Analysis of DLL Transfer Function . . . . . . . . . . . . . . . . . . . 9
3.1 Locking Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.2 DLL Stability Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.3 System Behavior Simulation . . . . . . . . . . . . . . . . . . . . . . . . . 11
4 Jitter in High Speed Links . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.1 Power Supply Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.2 Common Jitter Origins . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.3 Other Sources of Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
The Design of Proposed Synchronous Circuit 17
1 Proposed Architecture and Circuit Description . . . . . . . . . . . . . . . . . . . . 17
2 Phase Detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
3 Design Consideration of the Current Mismatch Effect on Charge Pump . . . . . . . 20
3.1 Nonideal Situations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4 Voltage to Voltage Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
5 Voltage Control Delay Line . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
6 Low Dropout Regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
6.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
6.2 Design Consideration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
6.3 Design and Implementation . . . . . . . . . . . . . . . . . . . . . . . . . 33
Achievement and Experimental Results 35
1 Circuit Layout Consideration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
1.1 Crosstalk . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
1.2 Symmetrical Route . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
1.3 Routing Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
1.4 Symmetrical Device Placement and Dummy device . . . . . . . . . . . . . 38
1.5 Supply Power Arrangement . . . . . . . . . . . . . . . . . . . . . . . . . 40
1.6 Substrate Noise Prevention . . . . . . . . . . . . . . . . . . . . . . . . . . 40
2 Circuit Simulation Condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
2.1 Simulation condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
2.2 Behavior Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3 Simulation Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
4 Measurement Environment Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Conclusion 51
Bibliography 53

                                

Bibliography
[1] G. Chien and P. R. Gray, "A 900MHz local oscillator using a DLL-based frequency multiplier
technique for PCS applications", IEEE J. Solid-State Circuits, vol. 35, no12, pp. 1996-1999,
Dec. 2000
[2] Shen-Iuan Liu, Ching-Yuan Yang, “Phase-Locked Loop,” Tsang Hai, 2006.
[3] Chi-Nan Chuang and Shen-Iuan Liu,“A 20-MHz to 3-GHz Wide-Range Multiphase Delay-
Locked Loop” IEEE Transactions On Circuits And Systems-Ii: Express Briefs, VOL. 56, NO.
11, NOVEMBER 2009
[4] Hsiang-Hui Chang, Jung-Yu Chang, Chun-Yi Kuo, and Shen-Iuan Liu,“A 0.7-2-GHz Self-
Calibrated Multiphase Delay-Locked Loop“ IEEE J. Solid-State Circuits, VOL. 41, NO. 5,
MAY 2006
[5] Alan Hastings, ”The Art of Analog Layout" Prentice Hall, 2000.
[6] B.-G. Kim, et al., "A DLL with jitter reduction techniques for DRAM interfaces," in Proc.
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, 2007, pp. 496-497.
[7] F. Lin, R. A. Royer, B. Johnson, and B. Keeth,"A wide-range mixed-mode DLL for a combination
512 Mb 2.0 Gb/s/pin GDDR3 and 2.5 Gb/s/pin GDDR4 SDRAM,"IEEE J. Solid-State
Circuits, vol. 43, no. 3, pp. 631-641, Mar, 2008.
[8] W.-Y. Yun, et al.,"A 0.1-to-1.5 GHz 4.2 mW all-digital DLL with dual duty-cycle correction
circuit and update gear circuit for DRAM in 66 nm CMOS technology,"in Proc. IEEE Int.
Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, 2008, pp. 282-289.
[9] H.-W. Lee, et al.,"A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked
loop using power-noise management with unregulated power supply in 54nm CMOS,"in
Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, 2009, pp. 140-141.
[10] W.-J. Yun, H.-W. Lee, D. Shin, and S. Kim,"A 3.57 Gbs Low Jitter All-Digital DLL With
Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology,"accepted for publish,
IEEE Trans. on VLSI, 2010
[11] Y.-S. Kim, S.-K. Lee, H.-J. Park, and J.-Y. Sim,"A 110 MHz to 1.4 GHz locking 40-phase
all-digital DLL,"IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 435-444, Feb, 2011.
[12] Y. H. Tu, "A Wide Range Dealy-Locked Loop with Phase Error Calibration and Frequency
Multiplier,"Master Thesis, National Central University, 2010
[13] M. C. Wu, "Delay-Locked Loop with Static Phase Error Calibration Based on Wide-Range
Operation,"Master Thesis, National Central University, 2008
[14] C. Y. Chen, "The Multiphase Digital-DLL for DDR2 Memory Application,"Master Thesis,
National Central University, 2008
[15] J. S. Huang, "A 0.5-V 1.25-GHz Phase-Locked Loop,"Master Thesis, National Central University,
2008
[16] Y. L. Lo, "Design of Delay-Locked Loop with Fast-Lock andWide-Range Operation,"Master
Thesis, Tamkang University, 2003
[17] S. H. Weng, "Study on the Improvement of Current-Matching Property of the Charge Pump
for Phase-Locked Loops,"Master Thesis, Feng Chia University, 2010
[18] S. S. Sheu, "Design and Implementation of Low-Power and High-Noise-Immunity Phase-
Locked Loop,"Master Thesis, Tamkang University, 2002
[19] S. M. Chang, "Design and Analysis of Multiphase DLL-based Frequency Multipliers,"Master
Thesis, National Central University, 2005
[20] C. L. Wu, "All-Digital Arbitrary Duty-Cycle Synchronous Mirror Delay Circuits,"Master
Thesis, National Central University, 2006
[21] T. H. Sheu, "A Low Spurious Tones of 5-GHz CMOS Frequency Synthesizer with New
Current-Match Charge Pump,"Master Thesis, National Chiao Tung University, 2004
[22] T. H. Sheu, "A Low Spurious Tones of 5-GHz CMOS Frequency Synthesizer with New
Current-Match Charge Pump,"Master Thesis, National Chiao Tung University, 2004
[23] C. H. Chen, "A Fast-Locking and Low-Jitter All Digital Delay Locked Loop,"Master Thesis,
National Chung Cheng University, 2003
[24] L. C. Cho, "Design of CMOS DLL and Data Recovery Circuit,"Master Thesis, National
Taiwan University, 2003
[25] B. F. Lin, "AWide-Range Multi-Phase DLL with phase insertion architecture,"Master Thesis,
National Taiwan University, 2010
[26] C. T. Lu, "Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and
Delay-Locked-Loop,"Master Thesis, National Taiwan University, 2007
[27] G. K. Deng, "Implementation and Application of CMOS DLL/PLL,"Master Thesis, National
Taiwan University, 2001
[28] C. H. Suen, "Design of CMOS DLL and 1.25Gb/s Data Recovery,"Master Thesis, National
Taiwan University, 2002
[29] C.W. Lin, "Design and Realization of Analog Delay-Locked Loops,"Master Thesis, National
Taiwan University, 2001
[30] Ankur Agrawal, “Design of High Speed I/O Interfaces for High Performance Microprocessors,”
Doctor of Philosophy Thesis, Harvard University, Oct. 2010.
[31] EricWei-Tse Hu, “A 1.8 V 2.5 GHz PLL with on-chip charge pump-based supply regulation,”
Master Thesis, University of Toronto, 2005.
[32] Pierre Maillard, "Radiation-hardened-by-design (RHBD) delay locked loops (DLLs): single
event transient analysis, simulation, and hardening,"Master Thesis, Vanderbilt University,
2001
[33] Eric R. Booth, "WIDE RANGE, LOWJITTER DELAY-LOCKED LOOP USING A GRADUATED
DIGITAL DELAY LINE AND PHASE INTERPOLATOR,"Master Thesis, Boise
State University, 2006
[34] Cheng Jia, "A DELAY-LOCKED LOOP FOR MULTIPLE CLOCK PHASES/DELAYS
GENERATION,"Ph. D Thesis, Georgia Institute of Technology, 2005
[35] Eric Wei-Tse Hu, "A 1.8V 2.5GHz PLL with on-chip charge pump based supply regulation,"
Master Thesis, Toronto University, 2005
[36] Gu-Yeon Wei, "ENERGY-EFFICIENT I/O INTERFACE DESIGN WITH ADAPTIVE
POWER-SUPPLY REGULATION,"Ph. D Thesis, Standford University, 2001
[37] Tyler J. Gomm, "DESIGN OF A DELAY-LOCKED LOOP WITH A DAC-CONTROLLED
ANALOG DELAY LINE,"Master Thesis, Idaho University, 2001
[38] Belal M. Helal, "A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-
Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance,"IEEE
J. Solid-State Circuits, vol. 43, no. 4 Apr. 2008
[39] Jaeha Kim, "Design of CMOS Adaptive-Bandwidth PLL/DLLs: A General Approach,"IEEE
TCAS-II, vol. 50, no. 11 Nov. 2003
[40] Amin Firoozshahian, "SMART MEMORIES: A RECONFIGURABLE MEMORY SYSTEM
ARCHITECTURE," Ph. D Thesis, 2008
[41] Elad Alon, "Replica Compensated Linear Regulators for Supply-Regulated Phase-Locked
Loops,"IEEE J. Solid-State Circuits, vol. 41, no. 2 Feb. 2006
[42] Sheng- Bin Lin, "A 500MHz Low-Jitter CMOS Frequency Synthesizer Using a Self-Biased
Wideband PLL Architecture,"Master thesis 2005

簡易檢索 / 詳目顯示

相關論文