低密度同位元檢查(low density parity check, LDPC)解碼演算法是使用訊息傳遞(message passing)的方式進行疊代運算。在解碼效能與硬體複雜度的取捨之下，大多採用部分平行(partially parallel)架構，在此架構中記憶體(memory)被用來儲存交換的訊息。換言之，儲存元件在此架構中是不可或缺的。而記憶體的大小與檢查矩陣(parity check matrix, PCM)中 ”1” 的數目成正比。
部分平行架構的兩種記憶體使用方法，共享記憶體架構與獨立型記憶體架構已普遍實現於LDPC解碼器。因為儲存單元佔據了大部分的面積，如何減少儲存單元的面積成為LDPC解碼器上一個熱門的研究課題。運用移位暫存器來做資料的取回，可減少記憶體使用量，使得整體電路面積可以下降；而運用環型位移暫存器來取代記憶體以及資料取回電路，可以提升解碼速度。本論文提出改良型架構融合兩者的優點以提高吞吐量(throughput)及減低硬體需求。實驗結果顯示，所提出來的方法實現在(3,6)規則同位元檢查矩陣，編碼長度(code length)為 1536位元(bit)，編碼率(code rate) 1/2，所提出的解碼器在操作頻率為400Mhz時，其吞吐量可達到438Mb/s。

LDPC code is one of error correction codes (ECC) and widely used in digital communication systems because it has good error correcting performance for large code length. There exists a trade-off between hardware complexity and decoding efficiency on LDPC decoder. In general, partially parallel architecture is adopted for reducing the complexity of hardware implementation. Because of LDPC code decodes iteratively, storage element is necessary when designing a LDPC decoder in finite hardware cost. Since that storage element dominates the area of LDPC decoders. Reducing the area cost of memory becomes an important issue.
Previous studies provided methods to lower the memory requirement and to reduce the processing unit. Lowering the memory requirement can be achieved by using registers; on the other hand, the throughput can be enhanced by using the circular shift registers. This thesis proposes an alternative architecture which takes the advantages of both approaches. The proposed architecture attempts to achieve higher throughout at moderate hardware cost. Results show that, for a (3,6)-regular parity check matrix (PCM) with code length 1536, the proposed LDPC decoder achieves a throughput of 438Mb/s at operating frequency of 400MHz.

[1]C. Berrou, A. Glavieux, and P. Thitimajshima, “ Near Shannon limit error- correcting coding and decoding: Turbo codes,” IEEE International Conference on Communication,
pp. 1064-1070, May 1993.
[2]R. G. Gallager, “ Low density parity check codes,” IEEE Transactions on Information Theory, pp. 21–28, January 1962.
[3]D. J. MacKay, and R. M. Neal, “Good codes based on very sparse matrices,” IEEE Transactions on Information Theory, pp.399-431, March 1999.
[4]R. Tanner, “A recursive approach to low complexity codes,” IEEE Transactions on Information Theory, pp.533-547, September 1981.
[5]L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, “Optimal decoding of linear codes for minimizing symbol error rate,” IEEE Transactions on Information Theory, pp.284-287, March 1974.
[6]G. D. Forney, “ Codes on graphs: normal realizations,” IEEE Transactions on Information Theory, pp. 520-548, Feb. 2001
[7]F. R. Kschischang, B. J. Frey, and H. A. Loeliger, “Factor graphs and the sum-product algorithm,” IEEE Transactions on Information Theory, pp. 498- 519, February 2001.
[8]D. Vukobratovic and V. Senk, “On the optimized patent-free LDPC code design for content distribution systems,” IEEE International Symposium on Wireless Communication, pp. 365 - 369, October 2007.
[9]H. Saeedi and A. Banihashemi, “Design of irregular LDPC codes for BIAWGN channels with SNR mismatch,” IEEE Transactions on Communications, pp.6-11, January 2009.
[10]Z. W. Li, L. Chen, L. Q. Zeng, S. Lin, and W. H. Fong, “Efficient encoding of quasi-cyclic low-density parity-check codes,” IEEE Transactions on Communications, pp.1973 – 1973, November 2005.
[11]J. Rosenthal and P. O. Vontobel, “Constructions of regular and irregular LDPC codes using Ramanujan graphs and ideas from Margulis,” IEEE International Symposium on Information Theory, pp. 4, June 2001.
[12]C. J. Howland and A. Blanksby, “A 220mW 1-Gbit/s 1024-bit rate-1/2 low density parity check code decoder,” IEEE Conference on Custom Integrated Circuits, pp. 293-296, May 2001.
[13]A. Blanksby and C. J. Howland, “A 690mW 1-Gbit/s 1024-b rate-1/2 low –density parity-check code decoder,” IEEE Journal of Solid-State Circuits, pp. 404-412, March 2002.
[14]M. Karkooti and J. R. Cavallaro, “Semi-parallel reconfigurable architectures for real-time LDPC decoding,” IEEE International Conference on Information Technology: Coding and Computing, pp.579 – 585, April 2004.
[15]X. Y. Shih, C. Z. Zhan, and A. Y. Wu “A real time programmable LDPC decoder chip for arbitrary QC-LDPC Partially check matrix,” IEEE Asian Solid-State Circuits Conference, pp.369-372, November 2009.
[16]T. Ishikawa, K. Shimizu, T. Ikenaga, and S. Goto, “High-throughput LDPC decoder for long code-length,” International Symposium on VLSI Design, Automation and Test, pp.1-4, April 2006.
[17]Z. F. Wang and Z. Q. Cui, “A Memory Efficient partially parallel decoder architecture for QC-LDPC codes,” Asilomar Conference on Signals, pp.729-733, November 2005.
[18]C. L. Wey, M. D. Shieh, and S. Y. Lin, “Algorithms of finding the first two minimum values and their hardware implementation,” IEEE Transactions on Circuits and Systems, pp.3430 – 3437, December 2008.
[19]C. K. Liau and C. L. Wey, “A partially parallel low-density parity check code decoder with reduced memory for long code-length,” VLSI Design/CAD Symposium, August 2007.
[20]J. J. Wu and C. L. Wey, “A partially parallel low-density parity check code decoder,” Electronic Technology Symposium, June 2009.
[21]J. Heo, “Analysis of scaling soft information on low density parity check codes,” Electronics Letters, pp. 219-221, January 2003.
[22]M. M. Mansour and N. R. Shanbhag, “High-throughput LDPC decoders,” IEEE Transactions on VLSI Systems, pp. 976-996, December 2003.
[23]Y. L. Ueng and C. C. Cheng, “A fast-convergence decoding method and memory efficient VLSI decoder architecture for irregular LDPC code in the IEEE802.16e Standards,” IEEE Semiannual Vehicular Technology Conference, pp.1125-1129, October 2007.
[24]C. Z. Zhan, X. Y. Shih, and A. Y. Wu, “High-performance scheduling algorithm for partially parallel LDPC decoder,” IEEE International Conference on Acoustics, Speech and Signal Processing, pp. 3177-3180, March 2008.
[25]X. Y. Shih, C. Z. Zhan, C. H. Lin, and A. Y. Wu, “An 8.29mm2 52mWmulti-mode LDPC decoder design for mobile WiMAX system in 0.13um CMOS process ,” IEEE Journal of Solid-State Circuits, pp. 672-683, March 2008.
[26]Y. Sun , M. Karkooti, and J. R. Cavallaro, “VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes,” IEEE International Symposium on Circuits and Systems, pp.2104-2107 ,May 2007.
[27]M. Karkooti, P. Radosavljevic, and J. R. Cavallaro, “Configurable, High Throughput, Irregular LDPC Decoder Architecture: Trade off Analysis and Implementation,” IEEE International Conference on Application-specific Systems, pp.73-88, November 2008.
[28]Y. L. Ueng, Y. L. Wang, C. Y. Lin, J. Y. Hsu, and P. Ting, “Modified layered message passing decoding with dynamic scheduling and early termination for QC-LDPC code,” IEEE International Symposium on Circuits and Systems, May 2009.