跳到主要內容

簡易檢索 / 詳目顯示

回結果列表
研究生： 陳耿男
Gan-Nan Chen
論文名稱： 匯流排上的時間延遲及交談失真的偵錯設計技巧
A Design for Diagnosis technique for the Delay and Crosstalk Measurement of On-chip Bus
指導教授： 蘇朝琴
Chauchin Su
口試委員:
學位類別： 碩士
Master
系所名稱： 資訊電機學院 - 電機工程學系
Department of Electrical Engineering
畢業學年度： 88
語文別： 中文
論文頁數： 67
中文關鍵詞： 交談失真 、匯流排 、時基異變 、可偵錯設計技巧 、時間延遲
外文關鍵詞： crosstalk, bus, jitter, design for diagnosis, delay
相關次數： 點閱：7  下載：0 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報



    • CHAPTER 1 INTRODUCTION1 1.1 TECHNOLOGY BACKGROUND1 1.2 MOTIVATION2 1.3 OBJECTIVE3 1.4 THE BUS ARCHITECTURE AND MODELING3 1.5 THESIS ORGANIZATION4 CHAPTER 2 DIGITAL DELAY MEASUREMENT6 2.1 THE ANALOG PHASE MEASUREMENT6 2.2 THE DIGITAL DELAY MEASUREMENT MODULE - DMM7 2.3 THE DIGITAL DELAY MEASUREMENT MODULE CONFIGURATION7 CHAPTER 3 THE DELAYDFD ARCHITECTURE11 3.1 THE DELAYDFD ARCHITECTURE11 3.2 THE DELAY MEASUREMENT CONFIGURATION12 3.3 BUS DELAY FAULT DIAGNOSIS14 CHAPTER 4 THE CROSSTALK NOISE18 4.1 INTRODUCTION18 4.2 THE ORIGIN OF CROSSTALK NOISE19 4.3 CROSSTALK NOISE EFFECTS21 4.4 CROSSTALK NOISE AND TIMING JITTER23 4.5 PREVIOUS WORK ABOUT CROSSTALK NOISE24 4.6 CROSSTALK NOISE DFD ARCHITECTURE26 4.7 HSPICE SIMULATION28 4.7.1 CASE 1: THE VICTIM LINE IS KEPT SILENT29 4.7.2 CASE 2: THE VICTIM LINE HAS SIGNAL RUNNING29 CHAPTER 5 FPGA IMPLEMENTATION AND VERIFICATION32 5.1 THE ENVIRONMENT SETUP32 5.2 THE EXPERIMENTAL RESULTS33 5.3 COMPARISON BETWEEN THEORETICAL AND MEASUREMENT VALUE35 5.4 CONCLUSION35 CHAPTER 6 FULL CUSTOM IC IMPLEMENTATION36 6.1 THE TEST CHIP ARCHITECTURE36 6.2 WHAT THE TEST CHIP CAN VERIFY38 6.2.1 CROSSTALK NOISE MEASUREMENT39 6.2.2 DIGITAL DELAY MEASUREMENT41 6.2.3 DESIGN FOR DIAGNOSIS41 6.2.4 EXTERNAL DELAY MEASUREMENT42 6.3 THE CIRCUITS DESIGN44 6.3.1 THE VOLTAGE CONTROLLED OSCILLATOR (VCO)44 6.3.2 THE FREQUENCY DIVIDER45 6.3.3 THE LIMITED SWING DRIVER-RECEIVER PAIR45 6.3.4 THE SCHMITT TRIGGER46 6.3.4.1 The Behavior Manner Analysis47 6.3.4.2 The HSPICE Simulation48 6.3.5 THE LIMITED SWING DRIVER DESIGN49 6.3.5.1 The Multi-Function Driver Configuration50 6.3.5.2 The HSPICE Simulation51 6.3.6 THE LIMITED SWING RECEIVER DESIGN54 6.3.6.1 The Receiver Configuration54 6.3.6.2 The HSPICE Simulation55 6.4 THE TEST CHIP CONTROL CIRCUIT56 6.5 THE TEST CHIP LAYOUT57 6.6 THE TESTING CONSIDERATION58 CHAPTER 7 CELL-BASED DESIGN IMPLEMENTATION59 7.1 INTRODUCTION59 7.2 THE BASIC ARCHITECTURE59 7.2.1 THE TIMING GENERATION MODULE59 7.2.2 THE BUS WIRES LAYOUT60 7.2.3 THE MULTI-DRIVING DRIVER61 7.3 THE TEST CHIP SYNTHESIS61 7.4 THE TEST CHIP LAYOUT62 CHAPTER 8 CONCLUSIONS64 REFERENCE66

    [ 1 ]Jean-Pierre Schoellkopf, "Impact of Interconnect Performances on Circuit Design," IEEE, pp. 53-55, 1998.
    [ 2 ]Z. Lin, C. J. Spanos, L. S. Milor, and Y. T. Lin, "Circuit Sensitivity to Inter-connect Variation," IEEE Trans. on Semiconductor Manufacturing, vol. 11, no. 2, pp. 557-568, November 1998.
    [ 3 ]S. Bothra, B. Rogers, M. Kellam, and C. M. Osbum, "Analysis of the Ef-fects of Scaling on Interconnect Delay In ULSI Circuits," IEEE Trans. on Electron Devices, vol. 40, no. 3, pp. 591-597, March 1993.
    [ 4 ]S. Y. Oh, K. Rahmat, O. S. Nakagawa, and J. Moll, "A Scaling Scheme and Optimization Methodology for Deep Sub-Micron Interconnect," IEEE, pp. 320-325, 1996.
    [ 5 ]Virtual Socket Interface Proposal, VSI Alliance, October 1996.
    [ 6 ]"IEEE Standard Test Access Port and Boundary-Scan Architecture," IEEE Standard 1149.1-1990, IEEE Standards Board, New York , May 1990.
    [ 7 ]A. Deutsch, W. D. Becker, G. A. Katopis, and H. Smith et al., "Design Guidelines for Short, Medium, and Long On-chip interconnections," IEEE, pp. 30-32, 1996.
    [ 8 ]Laszlo Gal, "On-Chip Crosstalk - the New Signal Integrity Challenge," IEEE 1995 Custom Integrated Circuits Conference, pp. 251-254, 1995.
    [ 9 ]Lynne Green, "Simulation and Modeling - Understanding the Importance of Signal Integrity," Circuit and Devices, pp. 7-10, 1999.
    [ 10 ]A. Vittal, L. H. Chen, M. M. Sadowska, K. P. Wang, and S. Yang, "Crosstalk in VLSI Interconnections," IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 12, pp. 1817-1824, December 1999.
    [ 11] Z. Yang and S. Mourad, "Deep Submicron On-chip Crosstalk," IEEE, pp. 1788-1793, 1999.
    [ 12 ]D. H. Cho, Y. S. Eo, M. H. Seung, and N. H. Kim et al., "Interconnect Ca-pacitance, crosstalk, and Signal Delay for 0.35um CMOS Technology," IEEE, pp. 619-622, 1996.
    [ 13 ]A. J. Fix and K. A. Jenkins, "Laser Stimulated Beam Prober for 15 ps reso-lution waveform measurement," IEEE Eng., vol. 24, pp. 81-88, 1994.
    [ 14 ]J. Cartrysse, "Measured Distortion of the Output-waveform of an integrated operational amplifier due to substrate noise," IEEE Trans. on Electromag-netic Comparability, vol. 37, pp.310-312, May 1995.
    [ 15 ]J. Catrysse, A. Sinnaeve, and G. Vandecasteele, "Measured Crosstalk on Chips Using Specially Designed Components," IEEE Trans. on Electro-magnetic Compatibility, vol. 37, no. 2, pp. 313-315, May 1995.
    [ 16 ]F. Moll, M. Roca, and A. Rubio, "Measurement of Crosstalk-induced delay errors in Integrited Circuits," Electron Letters, vol. 33, no. 19, pp. 1623-1624, September 1997.
    [ 17 ]S. Delmas-Bendhia, F. Caignet, E, Sicard, and M.Roca, "On-chip Sampling in CMOS Circuits," IEEE Trans. on Electromagnetic Compatibility, vol. 41, no. 4, pp. 403-406, November 1999.
    [ 18 ]S. D. Bendhia, F. Caignet, and E. Sicard, "A Test-Vehicle for Characteriza-tion of Submicron Transistors and Interconnects," IEEE, pp. 69-74, 1998.
    [ 19 ]J. Fourniols. M, Roca, F. Caignet, and E. Sicard, "Characterization of Crosstalk Noise in Submicron CMOS Integrated Circuits: An Experimental View," IEEE Trans. on Electromagnetic compatibility, vol. 40, no. 3, pp. 271-280, August 1998.
    [ 20 ]J. Y. Fourniols, E. Sicard, and C. Garres, "Measurement Techniques for Coupling Characterization inside CMOS Integrated Circuits," IEEE, pp. 232-236, 1994.
    [ 21 ]Takayasu Sakurai, "Closed-Form Expressions for Interconnection Delay Coupling, and Crosstalk in VLSI''s," IEEE Trans. on Electron Devices, vol.40, no. 1, pp. 118-124, January 1993.

    QR CODE
    :::