超大型積體電路蓬勃發展，電路的效能及速度也隨著製程技術的精進而提升，且目前的晶片皆趨向整合成單晶片系統(System-on-Chip)，所以在整合系統中各個子電路區塊常會出現操作的時脈相位不同，所導致之輸出資料錯誤，因此需要鎖相迴路(PLL)來減少相位偏差，使得整合系統中各個子電路的時脈相位一致，減低輸出的資料錯誤。
本論文提出之具快速鎖定之自我校正鎖相迴路，可產生具有低抖動之2.5GHz八個相位的頻率。在電路中使用多頻段之電壓控制振盪器來降低其增益KVCO，達到輸出訊號低抖動的效果，並使用自我校正的機制，讓電路在不同製程和溫度變化下，皆能鎖定在2.5GHz的頻率。自我校正電路大致上可分為開迴路校正(open-loop calibration)與閉迴路校正(close-loop calibration)兩種方法 [1]。因為上述的兩種校正方法鎖定時間較長，為了讓電路達到快速鎖定之目的，採用閉迴路校正的方法，並將此校正方法中之數位控制方式做改良。
本論文以CMOS 90nm 1P9M製程來實現，電路的工作電壓為1V。鎖相迴路的輸入參考頻率為312.5MHz，輸出頻率鎖定在2.5GHz，鎖定時輸出時脈抖動量為1.83ps(pk-pk)。若在電路的輸入參考頻率312.5MHz訊號中加入20ps(pk-pk)之時脈抖動，其輸出時脈抖動量為22.1ps(pk-pk)，鎖定時間在450ns其消耗功率為26mW。含I/O pad的晶片總面積為0.98mm^2，核心電路部份面積為0.09mm^2

The performance and speed of VLSI circuits grew up with scale-down process, and now the chip changes to integrate SOC. There is often phase error or clock skew which generate asynchronous phenomenon in different sub-circuit blocks. The different phase of operate clock that caused to output data error in integrate system. Hence, it needs Phase-Locked Loop (PLL) for decreasing phase error that make the clock phase is corresponding in order to decrease output data error in sub-circuit of integrate system.
In this thesis, a fast locking self-calibration PLL is proposed. It can produce 2.5GHz output frequency and eight different phases. Multi-band scheme can decrease the gain (Kvco) of voltage controlled oscillator. That can achieve the low jitter of output signal in the PLL circuit. Self-calibration technology is used to lock the frequency of 2.5GHz at any process variation. Generally speaking, there are two kinds of self-calibration, the open-loop calibration and the close-loop calibration. However, those self-calibration methods spend the long time for frequency locked. In order to achieve the fast locking in the close-loop calibration circuit, the digital control skill of calibration method is used to improve the locking time.
We use the CMOS 90nm 1P9M process with supplying 1V voltage in proposed PLL. The reference input frequency is 312.5MHz and the output frequency is 2.5GHz. The period jitter of output frequency is 1.83ps (pk-pk) .If the input signal of the PLL had 20ps jitter (pk-pk), the period jitter of output frequency was 22.1ps (pk-pk).The power consumption of the proposed PLL is 26mW at 2.5GHz and the Locking time of the PLL is 450ns. The core area is 0.09mm^2.

[1] T.H. Lin, and Y.J. Lai, “A 10-GHz CMOS PLL with an Agile VCO Calibration,”IEEE Asian Solid-State Circuits Conference, pp. 213-216 ,2005.
[2] F. M. Gardner, “Charge-pump phase-lock loops,”IEEE Trans. Commun. vol. 28. pp.1849-1858,Nov. 1980.
[3] Xintian Shi, Imfeld, K., Tanner, S., Ansorge, M., Farine, P-A.,”A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication,”IEEE European Solid-State Circuits Conference,ESSCIRC 2006. Proceedings of the 32nd European, pp.174–177 ,Sept. 2006.
[4] Rapinoja, T., Stadius, K., Halonen, K.,”Behavioral Model based Simulation Methods for Charge-Pump PLL''s,” Baltic Electronics Conference , pp.1– 4 , Oct. 2006.
[5] Floyd M. Gardner,“Phaselock Techniques”, 2-th Ed., New York：Wiley & Sons,1979.
[6] R. E. Best, Phase-Locked Loops, 2-th Ed., New York：McGraw-Hill,1993.
[7] B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuit：theory and design, IEEE press, 1996.
[8] B. Razavi, “Design of Analog CMOS Integrated Circuits”, New York：McGraw-Hill,2001.
[9] Tai-Cheng Lee and Behzad Razavi, "A Stabilization Technique for Phase-Locked Frequency Synthesizers," IEEE Journal of Solid-State Circuit, vol. 38, no. 6, pp. 888-894 ,June. 2003.
[10] K.-H cheng, W.-b Yang and C.-M Ying. ”A Dual-Slop Phase Frequency Detector and Charge Pump Architecture Fast Locking of Phase-Locked Loop,”IEEE Journal of Solid-State Circuit, vol. 33, pp.1572-1575,Oct.1998.
[11] S.M. Paletmo, and J.P. de Gyve,“A multi-band single-loop PLL frequency synthesizer with dynamically-controlled switched tuning VCO,”IEEE Midwest Symposium on Circuits and Systems, pp. 818-821, 2000.
[12] W.B. Wilson, et al.,“A CMOS Self-Calibrating Frequency Synthesizer,”IEEE of Solid-State Circuit, pp.437-1444, 2000.
[13] ”An Analysis and Performance Evaluation of a Passive Filter Design Techniques for Charge Pumps PLL’s,”National Semiconductor application note, July 2001.
[14] H.I. Lee, et al.,“A Σ-Δ Fractional-N Frequency Synthesizer Using a Wide-Band Integrated VCO and a Fast AFC Technique for GSM/ GPRS/ WCDMA Applications,”IEEE Journal of Solid-State Circuit t, pp.1164 -1169, 2004.
[15] K.S. Lee, E.Y. Sung, I.C. Hwang, and B.H Park,“Fast AFC technique using a code estimation and binary search algorithm for wideband frequency synthesis,”IEEE European Solid-State Circuits Conference . pp.181 – 184 , ESSCIRC 2005.
[16] M. Soyuer, R. G. Meter,” Frequency limitations of a conventional Phase Frequency Detector,”IEEE Journal of Solid-State Circuit ,vol. 25, pp. 1019-1022 ,Aug. 1990.
[17] S. Kim, K. Lee, Yong. Moon, D-K Jeong, Y.C., and H.K. Lim,“A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,”IEEE Journal of Solid-State Circuit, vol. 32, pp. 691-700, May, 1997.
[18] J. Maneatis,“Low-jitter process independent DLL and PLL based on self-biased technique,”IEEE Journal of Solid-State Circuit, vol.31, pp.1723-1732 ,Nov.1996.
[19] In-Chul Hwang, Sang-Hum Song, and Soo-Won Kim,”A Digitally Controlled PLL with a Digital Phase-Frequency Detector for Fast Acquisition,”IEEE Journal of Solid-State Circuit ,VOL. 36,NO. 10, Oct. 2001.
[20] Ching-Yuan Yang, Guang-Kaai Dehng, June-Ming Hsu, and Shen-Iuan Liu, ”New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler,”IEEE Journal of Solid-State Circuit, VOL. 33, NO. 10, Oct. 1998.
[21] L. Sun, D. Nelson,“A 1.0V GHz Range 0.13μm CMOS Frequency Synthesizer,”IEEE Custom Integrated Circuits Conference, pp.327,2001.
[22] J. Shin,I. Seo,J.Y. Kim,S-H Yang,C. Kim,J. Pak, H. Kim. M. Kwak, G.B. Hong, Syst. LSI, Samsung Electron.：” A Low-Jitter Added SSCG with Seamless Phase Selection and Fast AFC for 3rd Generation Serial-ATA,”Conference 2006, IEEE Custom Integrated Circuits Publication .pp.409- 412 ,Sept. 2006.
[23] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006