| 研究生: |
李政毅 Cheng-yi Lee |
|---|---|
| 論文名稱: |
適用於LTE上行鏈路可變長度DFT處理器之FPGA實現 |
| 指導教授: |
陳逸民
Yih-Min Chen |
| 口試委員: | |
| 學位類別: |
碩士 Master |
| 系所名稱: |
資訊電機學院 - 通訊工程學系 Department of Communication Engineering |
| 論文出版年: | 2015 |
| 畢業學年度: | 104 |
| 語文別: | 中文 |
| 論文頁數: | 72 |
| 中文關鍵詞: | LTE 、Up Link 、Cooley-Tukey 、DFT |
| 外文關鍵詞: | LTE, Up Link, Cooley-Tukey, DFT |
| 相關次數: | 點閱:23 下載:0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
隨著LTE (Long Term Evolution,長期演進計畫)在市場上快速地拓展,未來將有更多的行動通訊營運商投入LTE網路的部建與試驗,它可以讓營運商用較為低廉的成本提供無線寬頻服務,並超越以往3G網路的效能,帶來更優異的表現。其中離散傅立葉轉換(DFT)處理器為LTE上行鏈路的關建模組,因此在本論文中,將設計與實現一個低複雜度及高效率並可適用於LTE-UpLink所有點數之離散傅立葉轉換處理器,並採Cooley-Tukey快速傅立葉轉換演算法,將N-點DFT的計算分解成一些較小點數的DFT,這樣的分解方式可大幅降低計算N-點DFT所有取樣點時所需的乘法與加法次數而使複雜度降低。
另外,旋轉因子(Twiddle Factor)的乘法以座標軸數位旋轉計算器(CORDIC)取代複數乘法器。架構中用到之記憶體以環形緩衝區(circular buer)來實現,其具有FIFO (First In FirstOut)的特性且能夠節省功耗。最後透過Xilinx Virtex-4 XC4VLX160來實現1200、1152、1080、972...共32種點數的快速傅立葉轉換處理器。
With the rapid growth of LTE (Long Term Evolution) in commercial market, more and more telecommunications operator intend to invest much capital in development of LTE network, it can not only make operators reduce the cost to provide service of wireless broadband , but improve the eciency beyond 3G Network. And the DFT/IDFT processor is the core technique in achieves transmitter/receiver of LTE Up-Link. In this thesis, we designed and created a low-complex and high performance DFT/IDFT processor appropriate for LTE Up-Link with all points needed. And we adapt Cooley-Tukey algorithm to decompose N-point DFT into the smaller points DFT, by
this algorithm we can easily decrease the usage of adders and multipliers.
Besides, multiplication (Complex Multiplier) of Twiddle Factor can be replaced by CORDIC
(Coordinate Rotation Digital Computer). We make use of Circular buer which has property of
FIFO (First in rst out) and require not much power. Finally, we run this program on Xilinx
Virtex-4 XCVLX160 to accomplish 1200、1152、1080、972. . . (32 kinds of point) Fast Fourier Transform.
[1] R. Andraka, \A survey of cordic algorithms for fpga based computers," in Proceedings of the
1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, pp. 191{
200, ACM, 1998.
[2] B. M. Baas, \A low-power, high-performance, 1024-point t processor," Solid-State Circuits,
IEEE Journal of, vol. 34, no. 3, pp. 380{387, 1999.
[3] S. He and M. Torkelson, \Designing pipeline t processor for ofdm (de) modulation," in Signals,
Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on, pp. 257{
262, IEEE, 1998.
[4] A. Ibing and V. Jungnickel, \On hardware implementation of multiuser multiplexing for scfdma,"
in Vehicular Technology Conference, 2007. VTC-2007 Fall. 2007 IEEE 66th, pp. 2056{
2059, IEEE, 2007.
[5] D. P. Kolba and T. W. Parks, \A prime factor t algorithm using high-speed convolution,"
Acoustics, Speech and Signal Processing, IEEE Transactions on, vol. 25, no. 4, pp. 281{294,
1977.
[6] J. Lofgren and P. Nilsson, \On hardware implementation of radix 3 and radix 5 t kernels for
lte systems," in NORCHIP, 2011, pp. 1{4, IEEE, 2011.
[7] Y.-T. Lin, P.-Y. Tsai, and T.-D. Chiueh, \Low-power variable-length fast fourier transform
processor," in Computers and Digital Techniques, IEE Proceedings-, vol. 152, pp. 499{506,
IET, 2005.
[8] H. F. Silverman, \An introduction to programming the winograd fourier transform algorithm
(wfta)," Acoustics, Speech and Signal Processing, IEEE Transactions on, vol. 25, no. 2, pp. 152{
165, 1977.